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Over the last few decades particle physics has led to many new discoveries, laying the
foundation for modern science. However, there are still many unanswered questions
which the next generation of particle detectors could address, potentially expanding
our knowledge and understanding of the Universe. Owing to recent technological
advancements, electronic sensors are now able to acquire measurements previously
unobtainable, creating opportunities for new deep-space high-energy particle mis-
sions. Consequently, a new compact instrument was developed capable of detecting
gamma rays, neutrons and charged particles. This instrument combines the latest
in FPGA System-on-Chip technology as the central processor and a 3x3 array of
silicon photomultipliers coupled with an organic plastic scintillator as the detector.
Using modern digital pulse shape discrimination and signal processing techniques,
the scintillator and photomultiplier combination has been shown to accurately dis-
criminate between the dierent particle types and provide information such as total
energy and incident direction. The instrument demonstrated the ability to capture
30,000 particle events per second across 9 channels - around 15 times that of the U.S.
based CLAS detector. Furthermore, the input signals are simultaneously sampled
at a maximum rate of 5 GSPS across all channels with 14-bit resolution. Future
developments will include FPGA-implemented digital signal processing as well as
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1.1 Background to the Study
Over the past few decades, particle physics has led to many ground-breaking dis-
coveries, laying the foundation for modern science. However, despite these amazing
achievements, little is known and truly understood about the Universe. For exam-
ple, the most widely accepted theory regarding energy and matter suggests that
atoms only account for around 4 % of the Universe with the rest being dark matter
(24 %) and dark energy (71 %), yet dark matter and dark energy are both purely
hypothetical.
It is clear that the Universe still holds many mysteries and the next generation
of particle detectors are likely to assist us in gaining a better understanding of
these. With the recent technological advancement in high-speed electronics and
hypersensitive optical detectors there are many new scientic opportunities and
possibilities arising that were previously unachievable.
Space agencies such as the National Aeronautics and Space Administration (NASA)
have recently announced their intentions to send humans to asteroids and planets
within our solar system by 2025-2030. Using particle detectors and dosimeters pre-
ceding these missions is critical in determining the environmental conditions that
astronauts will be exposed to. Moreover, interplanetary endeavors will be, for the
foreseeable future, limited to robotic missions and will require environmental ana-
lyzers to determine if distant celestial bodies may be inhabitable or not.
This study forms part of a collaboration with the University of Cape Town's
Physics Department which also has an interest in the detector's development.
1.2 Objectives of this Study
1.2.1 Problem to be Investigated
The problems to be investigated in this study are centered around the feasibility of
a compact high energy particle detector for low-cost space missions. The primary
objectives of this study are to develop a platform that:
 can support particle detection based on silicon photomultipliers and a plastic
scintillator
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 incorporates all the necessary processing capabilities for particle identication
and discrimination
 is compact and robust such that it is able to t inside a small spacecraft
Furthermore, the secondary objectives which apply to the long-term vision for the
detector are as follows:
 demonstrate detection of neutrons, gamma-rays and charged particles and ac-
curately discriminate between them
 operate with a low overall power consumption to remain within the limited
power budget inherent to small satellites
 keep nal costs low in terms of small satellite budgets
Only once these objectives have been met can the particle detectors technical readi-
ness level (TRL) be increased to a point where it is ready for integration with a
spacecraft. Given the inherently expensive nature of deep space missions, ight
heritage will rst need to be achieved in low-altitude, Earth orbiting missions to
further prove the technology.
1.2.2 Purpose of the Study
Although neutron and gamma-ray detectors are not new, they are traditionally
bulky and fragile due to their detection architecture. These traditional technologies
also usually require high voltages (>1kV) and nal results are only obtained after
post-processing. An example of this is a neutron detector which consists of a toxic
liquid scintillator and a large, fragile vacuum-tube photomultiplier. Thus, there is
a desire and need for a compact detector that is more power ecient and robust.
The short-term purpose of this study was to determine whether a compact high-
energy particle detection platform can be developed that satises the primary ob-
jectives outlined above. If proven feasible, the device could be proposed as a space
mission to further develop the technology into a space-ready detector. In addition
to its application in space, however, this type of particle detector can also satisfy a
large number of terrestrially-based applications, such as:
 detecting sources of radiation for border control, embassy security and cargo
inspection
 personal radiation dosage monitoring
 characterization of the morphology of materials in the eld of material science
 enhancing neutrino detectors in the eld of particle physics
 monitoring nuclear reactor and particle accelerator performance
The long term vision is to have a constellation of these particle detectors charac-
terizing the space environment in dierent parts of our Universe, starting with our
own planet and extending out to our solar system and beyond. For the purposes of
this study, NASA scientists and engineers were asked the following question:
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Presume you had a particle detector that could detect gamma-rays, neu-
trons and charged particles and could provide information such as particle
type, total energy deposited and incident direction. If you could place this
detector in any orbit, anywhere in the Universe where would you place it,
what would you measure and why?
Three of the responses received are summarized below, demonstrating the broad
spectrum of applications the particle detector can satisfy:
Flying a particle detection mission spiraling outward from Earth through
the heliopause into interstellar space would give a holistic view of helio-
spheric particles and high energy photons. Ideally you'd want to stagger
observations so you could observe time dependence as a function of orbit
radius throughout one or more solar cycles.
- Radiation Environment Control Engineer
Along biological lines, a small radiation detector could accompany a Cube-
Sat plant growth experiment on Google X-ights to the Moon. The detector
can assist in testing plant germination and initial growth under combined
lunar gravity and lunar cosmic ray environment. Also, a radiation sensor
on the surface of Mars at two locations: one in the area of strong crustal
magnetism in the southern highlands and another in a northern location
with no crustal magnetism. The detector could determine if the presence
of the strong crustal magnetism has a signicant eect on solar particle
radiation.
- Planetary Scientist
A useful application for the detector would be in a nanosatellite placed
around planetary systems to better understand the interaction of solar
wind and background radiation with planetary atmospheres (e.g., Mars)
or surfaces (e.g., moons of Mars, Moon, and outer planet moons).
- Space Scientist
1.3 Scope and Limitations
The scope of the project was to develop a compact platform capable of supporting
particle detection, identication and discrimination that satised the primary ob-
jectives dened above. Furthermore, the key components the study was to identify
are as follows:
 particle detection technology and appropriate power source
 data collection architecture
 signal conditioning and distribution techniques
 processing technology to support identication and discrimination
The detector was limited to:
 nine individual detection channels
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 correct scale, in terms of physical size, for implementation on a small satellite.
 gamma/neutron detection up to energies of 6 MeV and 60 MeV respectively
 laboratory testing only
 part selection from commercial o the shelf (COTS) components
Although the long-term vision for the particle detector is application in space, this
study does not require electrical design immediately compatible with the space en-
vironment. However, components were chosen with the long-term vision in mind,
therefore making future developments simpler for spacecraft implementation. Fi-
nally, the study was to be completed over a 24 month period within a limited
budget.
1.4 Plan of Development
This study is organized into six primary sections, namely Introduction, Literature
Review, Research Methodology, Results, Conclusion and Recommendations.
The Introduction starts by providing background and context to the study.
The primary objectives of the study are established and the long-term vision of
the project is discussed. Furthermore, the scope and limitations of the project are
dened.
The Literature Review explores the work done in the elds of particle de-
tection, both terrestial and space-based, preceding this study. Various particle de-
tection and processing technologies are investigated to make an informed decision
moving forward.
The subsequent chapters make up the Research Methodology which delves
into the particle theory necessary to understand the detection, identication and
discrimination mechanisms. Hardware is designed for various aspects of the particle
detector based on the preceding research. Finally, software is developed to support
the hardware and, ultimately, the detector platform.
The Results chapter presents the results obtained from testing the specic de-
tector architecture, independent from the hardware developed. Thereafter, results
are presented specic to the hardware developed in the research methodology.
Finally, the Conclusions addresses the progress made throughout the study and
highlights what was achieved. In the Recommendations chapters, the implica-





2.1 The Space Environment
The space environment is unlike any experienced on Earth and introduces new
hazards that must be understood and mitigated for any space mission - manned
or unmanned. It is a common misconception that space is a void that lies beyond
Earth's atmosphere, empty of any matter apart from the stars. On the contrary,
space is lled with countless objects, varying in size and traveling at very high
speeds.
There are many hazards in the space environment that may or may not aect a
spacecraft, dependent on its mission and orbit type. NASA conducted a thorough
study on these environmental eects, part of which was the comparison of the
severity of eects, the results of this study can be seen in Table 2.1[2, 3]. A '0'
corresponds to eects that are negligible to a mission and a '10' to eects that are
so severe that it would negate the mission.
Many of the eects discussed in [2] are relevant to an entire spacecraft in Low-
Earth Orbit (LEO). For the purposes of this study, only eects relevant to the
particular payload for interplanetary missions will be considered. As an example,
neutral gases primarily aect LEO spacecraft, and more specically the overall
spacecraft rather than the payloads within. For this reason, despite the 9-7 severity
rating on the table, these eects will be ignored.
2.1.1 Space Debris
Space debris refers to both naturally occurring micrometeoroids and man-made
debris found in space. Micrometeoroids are solid particles (primarily ice with a
small amount of higher density minerals) traveling towards or nearby Earth in
interplanetary space. The particle sizes range from sub-micron to several meters in
diameter with speeds of 3-72 km/s. Man-made debris consists of defunct spacecraft,
launch vehicle upper stages, remnants from spacecraft collisions etc. This debris
has been rapidly increasing since the start of human space endeavors - the launch
of Sputnik 1 in October of 1957[2, 3].
In 2012 there were more than 21,000 debris objects with a radius greater than
10 cm orbiting Earth. Additionally, there are an estimated 500,000 objects between
1-10 cm in diameter and in excess of 100 million objects smaller than 1cm[4]. Space
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Table 2.1: Table comparing magnitudes of space environmental severity[2]
debris poses a very signicant hazard to spacecraft missions as it can signicantly
degrade a satellite's performance or destroy it completely.
Space debris has recently become a big concern in the space industry due to
its potentially devastating eect on future space technology and exploration. The
Kessler syndrome describes a scenario in which space debris becomes so dense in
LEO that a collision could cause a chain reaction of further collisions. Each new
collision increases the likelihood of a subsequent collision rendering LEO useless
and dangerous to pass through[5].
2.1.2 Radiation




Trapped particles, such as those in the Van Allen belts, consist of protons and
electrons with energies ranging from the tens of keV(electrons) to MeV (protons).
These particles only pose a risk to spacecraft in Earth orbit (or orbit around any
other celestial body with trapped particles) and often have sucient energy to
penetrate spacecraft and cause ionization eects. Solar event particles and cosmic
rays consist of electrons and protons with energies ranging from 10 MeV to 1016
MeV. These high energy, heavy ion particles are usually the source of single event
eects (SEE) caused by their ability to directly ionize silicon material.
Dierent electronic components have varying degrees of vulnerability to space
radiation. The two main concerns are total ionizing dose (TID) which refers to
6
2.1. THE SPACE ENVIRONMENT CHAPTER 2. LITERATURE REVIEW
components being exposed to high doses of radiation over a long period of time
and single-events eects, such as single event upsets (SEU), which are potentially
problematic events caused by a single ionizing particle.
As TID increases over the lifetime of a spacecraft's mission so does the level of
material degradation, leading to threshold shifts, timing changes, changes in power
consumption and, ultimately, altered performance. TID eects can be mitigated to
a certain degree through the use of radiation hardened components and shielding.
SEUs cause bitips in integrated circuits which could be completely harmless if this
occurs in unused memory or completely devastating if critical program memory
is aected. Single event latch-ups (SEL) are events that cause circuits to short
circuit their power rails to ground which has obvious, and potentially catastrophic,
repercussions. Although these events can, in most cases, be corrected for through
power cycling, damage through over-current and over-temperature is irreversible[2,
3].
2.1.3 Plasma
Plasma is a quasineutral gas that consists of both charged and neutral particles
that exhibit a collective behavior. The movement of this gas, caused by magnetic
elds and solar wind, generates a localized electric and magnetic eld. A spacecraft
in this local region accumulates a negative surface charge in an attempt to establish
an equilibrium with the plasma - this is known as spacecraft charging.
Spacecraft charging can adversely aect onboard electronics and scientic pay-
loads by generating stray signals and spurious commands. Furthermore, ion de-
position on spacecraft surfaces can cause contamination and degradation of per-
formance, particularly in solar arrays. Deep dielectric charging can cause electrical
breakdown of the dielectric leading to destruction of components and contamination
of nearby surfaces[2, 3].
2.1.4 Thermal Properties
There are two aspects to the space thermal environment to consider when designing
a satellite. The rst is the temperature range that the payload will be subjected to
due to heat energy being absorbed from external radiation sources such as the sun,
albedo1, the Earth and the Earth's atmosphere. In spacecraft with simple passive
thermal control a temperature range of -20 C to 60 C is not uncommon. The large
majority of today's electronics can survive these temperatures and there are always
higher specication components that could be used if aordable. For temperature
sensitive detectors an active thermal control system may be necessary.
The second aspect to the space thermal environment is internal heat generation
and dissipation techniques. Throughout a spacecraft's operational lifetime, the
internal heat generation will vary depending on the mode of the mission. This heat
generation must be carefully considered and accounted for due to the lack of heat
convection in the absence of an atmosphere. Common practice is to create a heat
conduction path to radiator surfaces to dissipate the heat into space[2, 3].
1Albedo is the fraction of radiation reected from a planet back into space
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2.1.5 Vacuum
Beyond the Earth's atmosphere is a near-perfect vacuum which has a very low den-
sity and pressure and poses challenges for spacecraft. Firstly, spacecraft can release
gasses trapped or contained inside its materials through desorption, sublimation and
evaporation, this is called outgassing. This process can result in signicant perfor-
mance degradation due to contaminates deposited on surfaces forming a molecular
layer that can darken or be eroded.
Secondly, cold welding is the process of two at similar metal surfaces fusing
together in a vacuum. This process could be detrimental to mechanical subsystems
that need to deploy after launch such as solar panels or scientic experiments.
Finally, heat convection does not take place in a vacuum and is therefore limited
to heat radiation and conduction[6, 2, 3].
2.2 Particle Detection
Eugene Wiegner denes a particle as an irreducible representation of the inhomo-
geneous Lorentz group[7]. Although this may seem like a complex denition, its
implications are actually quite simple; a particle is a very small fragment of mat-
ter that has a non-negative and non-zero mass. Particles can vary in size ranging
from the smallest sub-atomic particles to much larger macroscopic particles signi-








In order to detect a particle, it has to interact with some form of matter and deposit
part, or all, of its energy into it. The nal detector output is therefore as a result
of charged particles interacting with one another. Some particles are very dicult
to detect such as neutrinos that can pass through a detector without any trace. In
these cases the detector either has to be physically large or capable of detecting
minute signals.
A particle detector is an instrument that is able to measure one or more of a
particle's characteristics. In order to develop and build a particle detector, the
following aspects must be dened:
 particle(s) to be detected
 properties of the particle(s) to be detected
 accuracy, resolution and quality of measurements
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 maximum rate of detection
 physical size and operating environment of detector
Particle detection usually refers to detecting the presence of a particle only, how-
ever, for the purposes of this study the term also refers to particle identication.
2.2.1 Solid State Detectors
Solid state detectors are commonly used in nuclear and particle physics to measure
the energy of charged particles due to their high stopping power (or loss per unit
path length). Also, due to the multiple electronic energy level structure inherent
to a semiconductor, only ∼3 eV is required to detect every charge pair produced,
compared to 20-30 eV in gas detectors and 100 eV in scintillating detectors. This
usually results in a desirable high energy resolution[8].
The detector, however, has no internal amplication and therefore requires so-
phisticated readout electronics to provide low-noise amplication and digitization.
The device is also not suitable for detecting fast neutrons as the detector would have
to be very large. Moreover, the power requirements and high number of readout
channels lead to a costly detector[9].
The Timepix Chip, shown in Figure 2.1, is an example of a solid state detector
developed through a collaboration hosted by CERN. The device has good spatial
resolution and energy discrimination, no noise or dark current and unlimited dy-
namic scale. However, the device is very costly and is limited to detecting 11,810
events per second.
Figure 2.1: A 100um-on-100um Timepix Assembly[10]
2.2.2 Gas Ionization Detectors
Gas-lled detectors were some of the earliest ionization-based detectors and can be
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Figure 2.3: Diagram of a typical scintillation detector[12]
All three gas detectors consist of an anode and a cathode, separated by initially
ionized ll gas. Gas detectors are capable of measuring very high radiation rates
and can be constructed to cover very large areas. However, these detectors have a
very small resultant output and therefore also require sophisticated readout elec-
tronics. Moreover, sustained high radiation levels can degrade the ll gas on certain
detectors[8].
A common example of a gas ionization detector is a ionization-type smoke de-
tector found in many homes and commercial settings, see Figure 2.2. These devices
wait for smoke to interrupt the ionization process between the anode and cathode
and once this happens, an alarm is triggered.
Figure 2.2: A commercial ionization-type smoke detector[11]
2.2.3 Scintillation Detectors
A scintillation detector, as the name suggests, consists of a scintillating material
and a photosensor, see Figure 2.3. The basic principle of operation relies upon
a particle striking the scintillator, depositing energy and emitting a photon. The
emitted light is then detected by a nearby photosensor.
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2.2.3.1 Scintillating Material
A scintillator is a material whose properties allow for the conversion of an incoming
particle's deposited energy into luminescence light. This light can then be detected
by a nearby photosensor, resulting in the nal electrical output signal.
Scintillators are available in a solid, liquid and gaseous form and can be developed
to satisfy almost any application's requirements. Generally scintillators can be
grouped into two categories, organic or inorganic[13]:
Organic Scintillators are composed of aromatic hydrocarbons (which may be in
plastic or liquid form) and contain uorescent organic compounds. No crystal struc-
ture is needed for scintillation, unlike inorganic scintillators, as scintillation occurs
on a molecular level. The scintillation process in organic scintillators is very fast,
making them ideal for use in physics detectors where triggering and precise tim-
ing information is important. Particles are often not fully absorbed due to the
scintillator's low density.
Inorganic Scintillators are crystals made of alkali halides or oxides and scintillate
due to their crystalline structure. They are primarily used in X-ray and gamma-ray
spectroscopy and due to their higher density. Inorganic scintillators are usually
designed to fully absorb incident particles.
2.2.3.2 Scintillation Process
When a charged particle strikes and travels through a scintillating material, it inter-
acts with neighboring atomic electrons. This interaction results in the charged par-
ticle loosing energy and the atomic electrons becoming excited/ionized (l-electrons
are lifted from the singlet ground state up into an excited singlet state). The energy
loss per distance traveled for the charged particle is described mathematically by
the Bethe-Bloch formula[13].
Luminescence occurs when these electrons return back to their original unexcited
state (a radiative transition from the excited singlet state to the singlet ground
state). Three types of luminescence exist: uorescence, phosphorescence and de-
layed uorescence. For the purposes of this study, uorescence is the desired process
as it occurs shortly after particle interaction, therefore allowing precise timing mea-
surements. Scintillators can be developed such that the probability of the other
luminescence processes occurring is greatly reduced.
2.2.3.3 Stokes' Shift
If scintillators are not designed appropriately, the emitted uorescence light could
be immediately reabsorbed. In this case the only light that would ever escape the
scintillator is that which is emitted near the boundary surface, greatly limiting the
number of useful scintillator geometries.
To mitigate this reabsorption the emission spectrum of the material must be
oset from the absorption spectrum. This dierence between the two spectra is
known as Stokes' shift, see Figure 2.4. As a result the emitted light can pass
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Figure 2.4: Graph of oset absorption and emission spectrum[13]
Figure 2.5: Diagram of neutron scintillation in an organic plastic scintillator[14]
through the scintillator without being absorbed so that it can make its way to the
photosensor for detection.
2.2.3.4 Neutron Detection
Neutrons are generally dicult to detect due to their weak interaction with matter
and their large range in energies. Neutrons will, however, interact with hydrogen
atom-rich (or proton-rich) organic materials through elastic scattering. During this
process a small portion of the neutron's kinetic energy is transferred to a proton,
see Figure 2.5. This secondary generation of energetic protons (charged particles)
can be used to indirectly detect neutrons through the regular scintillation process
described above.
2.2.3.5 Gamma-Ray Detection
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Figure 2.6: Compton scattering process for Gamma-Rays in a scintillating material
Due to the inherently low number of electrons per atom in organic scintillators
and the strong dependency of the probability of photoelectric absorption and pair
production on the number of electrons in the scintillator, these interactions can be
neglected. Therefore, only Compton scattering need be considered.
Compton scattering, for the purposes of the detector, refers to the process of
inelastic scattering of a gamma-ray (high energy photon) by an electron, causing
a decrease in energy of the gamma-ray and an increase in energy of the electron.
This secondary generation of energetic electrons (charged particles) can be used
to indirectly detect gamma-rays through the regular scintillation process.
2.2.3.6 Detection Summary
The instrument envisioned for this study should have the ability to detect neutrons,
gamma-rays and charged particles. Figure 2.7 summarizes the dierent detection
principles and shows how a scintillation detector can satisfy the outlined require-
ments.
Figure 2.7: Particle detection principles using a scintillating material
2.2.4 Radiation Sources
A particle detector can be tested in a lab environment to characterize its eciency,
sensitivity and performance. To conduct these tests, a source for each particle
type, namely gamma-rays, neutrons and charged particles (such as protons), was
required.
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2.2.4.1 Gamma-Rays
Certain radionuclides will emit electromagnetic radiation (photons) of discrete en-
ergies when decaying. Examples of such radionuclides which could be used to test





These sources can be readily, and inexpensively, purchased online, in most cases
without the need of a license[15].
2.2.4.2 Neutrons
In a lab setting, neutrons can be easily generated in one of two ways:
1. The nuclear reaction caused by bombarding low atomic weight isotopes with al-
pha particles results in a neutron source. A common combination is americium-
beryllium (AmBe) where americium is used as the alpha source and beryllium
is the low atomic weight isotope. This is known as an AmBe source.
2. A sealed neutron tube, such as a tritium generator, generates neutrons by
inducing fusion between tritium ions and metal hydride targets.
2.2.4.3 Charged Particles
The Earth is being continually bombarded by highly energetic nuclei, consisting
mainly of high-energy protons, referred to as cosmic rays. The origin of these
cosmic rays is still under debate today but they are thought to arise from supernova
explosions, active galactic nuclei, gamma-ray bursts etc[16]. These naturally and
ever-occurring cosmic rays are a useful source to test the detector's response to
charged particles directly.
Alternatively, one could use an electron or proton beam but because this usually
requires a cyclotron or particle accelerator it results in a very expensive process.
2.3 Light Detection
A photosensor needs to be used in conjunction with a scintillating detector to con-
vert the emitted photon into a signal that can be detected electronically. The nal
electrical signal can then be used to infer information about the particle interaction
that took place in the scintillator.
An ideal photosensor will have the following features:
 a linearly proportional response to incident photon ux
 low dark current or count rates
 robust and not susceptible to damage from radiation
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 high internal gain
 broad spectral response
 fast response time (sub nanosecond)
There are many photosensors available that satisfy some, or most, of these charac-
teristics but there is usually a trade-o between features such as internal gain and
dark current or spectral response and proportionality. It is therefore important to
consider all of the various available detectors with the end application in mind to
determine whether or not the technology is, in fact, suitable.
2.3.1 Photomultiplier Tube
A Photomultiplier Tube (PMT) is a vacuum tube photodetector that has been
around for over ve decades and remains one of the fastest and most sensitive
optical detectors available. These detectors are used extensively in the elds of
high-energy physics, medicine, biotechnology, aerospace and many more. PMTs
are also one of the only vacuum tube technologies still being manufactured today
because, in many cases, they are still able to out-perform their silicon counterparts.
PMTs consist of ve main components, namely:
1. a sealed housing with an input window
2. a photocathode
3. a focusing electrode
4. multiple dynodes
5. an anode
The conguration of these components can be seen in Figure 2.8.
Figure 2.8: Diagram of a photomultiplier tube[17]
The basic operational principle is based on photons (light) entering the housing
through the input window where, by means of the photoelectric eect, electrons
in the photocathode can be excited. These excited electrons are emitted into the
vacuum where they are accelerated onto the rst dynode via the focusing electrode.
Through secondary electron emission, the photoelectrons are multiplied at each
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dynode stage and are nally collected at the anode. The PMT's nal output is
a current proportional to the incident photon ux that can be read out with a
transimpedance amplier or similar.
PMTs boast very high gains (106) and photosensitivities (1 A/µW ) making them
ideal for photon counting and other low-light applications. They are generally
stable, low-noise and require very little operating power but one of their main
advantages is their incredibly fast picosecond response times.
However, PMTs require large bias voltages (1-2 kV), resulting in the use of costly
high-voltage power supplies, are expensive (∼$ 2 000 and up), have a limited spec-
tral range (100 nm-1000 nm) and a poor quantum eciency (< 30%). They are also
bulky and delicate due to their vacuum tube structure and can be adversely aected
by magnetic elds which may limit their suitability for some applications[18, 17].
2.3.2 PIN Photodiode
A PIN photodiode, as the name implies consists of a P -type region, an undoped
Intrinsic region and an N -type region. It diers to a regular diode in that it has
the additional intrinsic region making it sub-optimal as a rectier but optimal as a
photodetector. Due to a PIN photodiode's high bandwidth (tens of gigahertz) they
are commonly employed in high-speed optical ber communication receivers.
When light enters a PIN photodiode, see Figure 2.9, with an incident energy
greater than that of the band gap energy, electron-hole pairs are generated (electrons
elevate into the conduction band, leaving holes in their place in the valence band).
PIN photodiodes are usually operated in photoconductive mode where a moderate
reverse bias is applied across the diode.
During the quiescent period no current ows through the diode until a photon
strikes an atom in the intrinsic region and generates an electron-hole pair. Under the
inuence of a reverse bias, the electrons are accelerated towards the N-layer and the
holes towards the P-layer. This movement of charge is detected as a small current
and the number of electron-hole pairs generated is proportional to the amount of
incident light.
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Figure 2.9: Cross section of a silicon PIN photodiode[19]
PIN photodiodes are rugged, compact and lightweight making them ideal for
applications such as handheld radiation detectors. They are also highly linear at
high frequencies, generate very little noise and have a wide spectral response. These
diodes are available with various substrate materials such as silicon (Si), indium
gallium arsenide (InGaAs) and germanium (Ge), each optimized for a particular
purpose and operating wavelength.
Unfortunately, PIN diodes are severely limited by their complete lack of internal
gain. Moreover, these diodes need to be selected very carefully for a particular
application due to their poor reverse recovery times and non-linear characteristics
at low frequencies. One could increase the size of the intrinsic region to increase the
diode's linearity at low frequencies but this adversely aects the turn o time[19].
2.3.3 Avalanche Photodiode
Avalanche photodiodes (APDs) are similar to regular PIN photodiodes but are faster
and more sensitive. Due to these improved characteristics APDs are able to measure
lower light levels and are therefore used in applications such as long-distance optical
communications, optical distance measurements etc.
When light enters an APD electron-hole pairs are generated - provided that
the incident light energy is greater than that of the band gap energy. If a su-
ciently large reverse bias is applied to the diode's PN-junction while these additional
electron-holes pairs are generated, avalanche multiplications of the photocurrent can
be achieved. Figure 2.10 depicts the avalanche process as well as the relative electric
eld within the PN-junction.
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Figure 2.10: Diagram of the avalanche process with the APD[20]
APDs have similar advantages to PMTs in that they are very sensitive and very
fast but they do not need as high a bias voltage and have a higher photon detection
eciency. Furthermore, APDs are solid-state devices, are much smaller and more
robust, are insensitive to magnetic elds and the device is not damaged if over-
exposed.
The main drawbacks associated with APDs are that they still require a relatively
high bias voltage, they are much slower than the alternatives (nanoseconds rather
than picoseconds) and they exhibit a lot of noise (associated with the stochastic
APD multiplication process). APDs must also be selected carefully as their ca-
pacitance (directly related to speed of response) increases with device area and
thickness. For this reason, for any high-speed applications their detector size is
limited to a diameter under 10 mm[20, 18].
2.3.4 Silicon Photomultiplier
Silicon photomultipliers (SiPMs) are photosensitive devices that consist of an array
of APDs. These APDs usually share a common silicon substrate, hence the term
silicon photomultiplier. These devices are also referred to as multi-pixel photon
counters (MPPCs) by some manufacturers. Figure 2.11 shows an image of a SiPM
manufactured by Sensl.
Figure 2.11: A Sensl SiPM on a custom breakout board
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(a) Geiger-mode: untriggered (b) Geiger-mode: triggered
Figure 2.12: SiPM Geiger-mode demonstration [Author's own images]
The SiPM is a relatively new technology but due to its adoption into indus-
tries such as nuclear medicine, a large amount of research and development has
been conducted. Today, these devices are being used in a large variety of applica-
tions ranging from medical imaging and biophotonics to LiDAR and hazard/threat
detection. The following section pertains to SiPMs in general but has particular
relevance to Sensl's range of photomultipliers[21, 22].
SiPMs are compact, robust, high-gain, low-cost and require a relatively low bias
voltage (∼30 V). Furthermore, they have a fast response time (<100 ps) and are
insensitive to magnetic elds. They do, however, suer from increased dark current
rates for large area devices. Moreover, due to surface transmission and ll factor,
SiPMs have a relatively low quantum eciency (10-30 %)[21].
2.3.4.1 Operating Principle
Photons incident on the surface of silicon can either be absorbed or reected. Those
that are absorbed may have the ability to transfer their energy to a valence electron
and transport it from the valence band to the conduction band. Electrons found in
the conduction band can be considered as free and in the presence of an electric
eld these electrons would move in a net direction, known as a current. This eect
is used and achieved by many photo-detectors by applying a reverse bias across a
purpose-built PN-junction.
If a suciently high electric eld is applied across the PN-junction an electron
transported from the valence to conduction band could possess sucient kinetic
energy to create secondary free electrons. This process is called impact ionization
and allows a single photoelectron to trigger a self-perpetuating ionization cascade
that will spread through the silicon diode. This mode of operation is called Geiger
mode.
During regular operation a reverse bias is applied across a silicon photomultiplier
and series resistor. Before a photon is absorbed by the SiPMs, the full voltage is
seen across the individual avalanche diodes as there is no net current, see Figure
2.12a. Once an APD undergoes impact ionization, known as the triggered state,
a current begins to ow and the voltage across the diode decreases because of the
voltage developed across the resistor, see Figure 2.12b.
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This resistor, known as a quenching resistor, is intentionally placed in series with
the APDs in order to reduce the voltage across the APDs to below their respective
breakdown voltages, thus resetting the diodes and allowing them to further detect
photon absorption events.
The main disadvantage of Geiger-mode APDs is the lack of proportionality as the
method is either o (no current) or on (macroscopic current). A silicon photomulti-
plier overcomes this limitation by using a dense array of small, isolated Geiger-mode
APDs or microcells, see Figure 2.13. To generate a proportional output based on
incident photons the Geiger currents from each microcell are summed to generate
the nal output. Thus, although each individual APD operates in a digital on/o
fashion, the nal output is considered to be analog and proportional.
Figure 2.13: An array of isolated Geiger-mode photodiodes or microcells[21]
2.3.4.2 Performance Parameters
Over-Voltage, Gain and Noise: Each silicon photomultiplier has a breakdown volt-
age at which the electric eld strength generated across the junction is sucient
to cause a Geiger current. The term over-voltage refers to the additional voltage,
above the breakdown voltage, at which the silicon photomultiplier is operated.





where C is the eective capacitance of the PN-junction, 4V is the over-voltage
and q is the charge of an electron.
From Equation 2.1 it is clear that the silicon photomultiplier gain is linearly
proportional to the applied over-voltage. Although this may suggest that a higher
over-voltage is required for more sensitive applications the noise and dark current
generated by the silicon photomultiplier are also proportional to the applied over-
voltage, see Figure 2.14b.
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(a) Gain vs. Over-Voltage
(b) Dark Current vs. Bias Voltage
(c) Noise vs. Over-Voltage
Figure 2.14: Silicon Photomultiplier Performance Trade-Os for Various Sensl Models[21]
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Noise in silicon photomultipliers is primarily due to thermally excited electrons
that have sucient energy to cause band gap jumps. Ultimately, the noise generated
in the PN-junction determines the minimum signal that can be detected when
an incident photon is absorbed. For applications where minute signals are to be
detected, the smallest over-voltage may be of interest. See Figure 2.14c.
Photon Detection Eciency: The photon detection eciency (PDE) is similar to
quantum eciency (QE) and is commonly used to characterize the performance of
photo-detectors. Where QE refers to the percentage of incident photons that strike
a photo-sensor that produce light, PDE refers to the probability of an incident
photon producing a Geiger current on any one of the microcells.





where R is the responsivity (photocurrent / incident optical power), h is Planck's
constant, c is the speed of light, G is the gain of the silicon photomultiplier, λ is
the incident light's wavelength and e is the charge of an electron.
Silicon photomultipliers have relatively low PDEs (<30%) compared to some
technologies but have many other advantages in their favor. Figure 2.15 describes
the relationship between the PDE and the incident photon wavelength for various
Sensl SiPM models.
Figure 2.15: Comparison of the PDE vs. wavelength for four of Sensl's SiPM models[21]
Temperature Dependence: A SiPM's breakdown voltage and dark rate count (noise)
is sensitive to temperature changes and this may need to be taken into considera-
tion for certain applications. Figure 2.16a and 2.16b demonstrates this temperature
dependence for an particular SiPM device.
Fortunately the breakdown voltage is linearly proportional to temperature over
a particular temperature range making it easier to compensate for. The tempera-
ture dependence can be dealt with by either regulating the SiPM's temperature or
dynamically adjusting the applied voltage.
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(a)
(b)
Figure 2.16: SiPM temperature dependence[21]
Similarly, the noise is proportional to the temperature but in this case it has
an exponential relationship. For every 10 ◦C the device is cooled, there is a 50 %
improvement in noise. Therefore, for low light level detection it may be critical to
incorporate active cooling.
2.3.4.3 Comparison
A comparison of the four primary photodetector technologies considered for the
study can be found in Table 2.2. The comparison factors were chosen due to their
relevance to the harsh space environment and their applicability to a scintillation
detector[22, 18]. The values quoted assume the implementation on a spacecraft
with moderate thermal control and ideal power supplies and readout electronics for
a fair and relevant comparison.
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Table 2.2: Comparison of photodetector technologies considered for the study
2.3.5 Related Research
A group from Sensl, a leading silicon photomultiplier manufacturer, published a
paper discussing tiling of silicon photomultipliers for large area, low light sensing
applications[23]. The paper thoroughly discusses the theory, experimental setup and
results, and concludes that their technology has potential for large area detection
and 2D spatial resolution.
Similarly, in [24], a silicon photomultiplier was assessed at low temperatures to
determine its suitability as a scintillation readout device in liquid argon particle
detectors. The dark current was shown to reduce exponentially with temperature
for all tested bias voltages and the probability of crosstalk was linearly proportional
to the gain. However, it was also shown that both the probability of crosstalk and
the photon detection eciency was temperature independent when tested across
the temperature range of -196 ◦C to +25 ◦C.
[25] explored the suitability of silicon photomultipliers for space missions. The
study focused on testing the silicon photomultiplier's response to both single photo-
electrons and many-photons. It was shown that the SiPM had an excellent single
photoelectron resolution and could undergo real time calibration on ights.
Lockheed Martin and Stanford University in [26] discuss the design and testing
of a solid state charged particle detector for CubeSats. The payload made use of a
solid state charged particle detector produced by Ortec but testing was still to be
conducted for the ongoing project.
2.4 Data Collection
The very small analog signals received from the photodetectors would have to be
adequately amplied and digitized before the acquired data could be processed and
analyzed. Furthermore, the high frequency signals would only arrive periodically
making continuous data collection a wasteful process. Consider the case where
a high-energy physics (HEP) detector is to identify a particle by analyzing the
resultant signal's shape at a rate of 10,000 events per second, where each event lasts
for approximately 200 nanoseconds. Sampling continuously at multiple gigahertz
would result in a large amount of data to process. More importantly, however, only
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0.2 % of the data would have any relevance suggesting that 99.8 % of the data
collected would be useless.
The encircled blocks in Figure 2.17 outlines a possible data collection topology
to explain the relevance of the following sections.
Figure 2.17: Example of a data collection topology
2.4.1 Amplication
The signals obtained from photosensors are usually very small, particularly when
detecting very low light levels (near single photon). Therefore, before a signal can
be digitized it must be adequately amplied thereby allowing it to make full use of
the digitizer's nite resolution.
2.4.1.1 Single-Ended Congurations
A photodetector usually has a single-ended output (one output signal) that needs
to be amplied. In single-ended digitization systems, the conversion is based on
the signal level relative to ground and therefore relies on ground being constant
(0 V) at the photodetector and at the digitizer. This assumption is unfortunately
not true, particularly in high speed applications, and usually leads to oset errors.
Furthermore, single-ended congurations are highly susceptible to noise from spu-
rious neighboring sources. Due to the nature of the conguration, the receiver (or
digitizer in this case) has no way of distinguishing between the signal and noise.
2.4.1.2 Dierential Congurations
A dierential conguration has two output signals (usually out+ and out-) that run
parallel to one another. At the digitizer the signal of interest is the dierence in
voltage between the two output signals, rather than the absolute value of either.
This conguration improves on both the ground and noise issues inherent to single-
ended congurations because interference or osets added to both lines will not be
detected by the digitizer, provided that the signals remain within the dierential
voltage range[27].
There are a few specications to keep in mind when using dierential congura-
tions, namely common-mode voltage, dierential-mode voltage and common-mode
range. It is imperative that these values are well understood to avoid violating the
device's input limitations. Incorrect voltages can cause distortion, saturation and
in some cases device destruction.
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Figure 2.18: Example input (1) and output (3) signals showing the eects of a common mode
voltage range violation on an amplier[28]





The common-mode voltage is also dened as the average value of the dierential
mode voltage and is approximately 2.5 V for the input signal shown in Figure 2.18.
Common-Mode Range describes how closely a signal can approach limits inherent
to a particular device such as its voltage rails. As an example, consider a device
that has a common-mode range of 1.15 V to 3.85 V, such as the TL971 opamp.
If an input with a peak-to-peak voltage of 4.2 V is applied, with a common-mode
voltage of 2.5 V, these limits are violated. Figure 2.18 shows this input signal and
the resultant, badly distorted, signal[28].
Dierential-Mode Voltage describes the maximum dierence between the two dif-
ferential inputs: V+ − V−.
2.4.1.3 Termination
In order to reduce reections on the dierential lines at high switching frequencies,
thereby improving signal integrity, the lines must be correctly terminated. Opti-
mal termination to reduce signal reection is dened by matching the transmitting
device's output impedance to the receiving device's input impedance, sometimes
referred to as double termination.
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For single-ended congurations, outputs are matched by placing a 50 Ω series
resistor close to the source and inputs are matched by placing a 50 Ω resistor down
to ground near the sink (or receiver). Dierential lines follow a similar convention
with the output matching using a 50 Ω series resistor on each line, however, the
inputs usually make use of a 100 Ω across the two lines at the sink. Although 50 Ω
termination is the most common value for modern high-speed electronics, there are
other termination values too. An example of double termination is shown in Figure
2.19.
Figure 2.19: Example of 50Ω termination for a non-inverting opamp input
2.4.1.4 Programmable Ampliers
Fixed gain dierential ampliers are very common, particularly for RF applications
that have a single task. However, particle detection requires dierent amplication
levels dependent on the particle under scrutiny. As an example, gamma-rays will
have a signicantly smaller amplitude response than that of an ultra high-energy
cosmic ray.
Therefore, in a multi-particle detector, a dynamic amplication value may be
critical for the accurate detection of particle type and to determine pulse shape
information. In this case, a programmable gain amplier (PGA) is ideal as it can
alter its gain based on inputs from an external controller, thereby giving maximum
eective resolution. To solve the issue raised in the previous example, when detect-
ing cosmic rays the gain can be adequately lowered and, conversely, increased when
attempting to detect gamma-rays.
As these ampliers are not optimized to operate at a particular gain set-point
they are not as ecient, in most cases, as their prime counterparts. They should
therefore be used cautiously to avoid unreasonable power and thermal requirements.
Figure 2.20 shows the block diagram of an 8 channel, high-bandwidth, analog front-
end from TI designed specically for data acquisition systems.
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Figure 2.20: Block diagram of TI's PGA5807A programmable gain amplier[29]
2.4.2 Analog Memory
High-speed ADCs operating in the giga-sample-per-second (GSPS) range are not
only very expensive but also require a great deal of electrical power. This leads to
complex power supply requirements and thermal constraints. Furthermore, these
systems are usually limited to 8 bits per sample which results in fairly coarse reso-
lution.
An alternative to this method is using analog memory, such as a switched capac-
itor array (SCA), that is able to store data at very high rates (gigahertz) on small
signal capacitors (picofarads) while using little electrical power. Figure 2.21 depicts
a simplied schematic for a single SCA memory channel. Once triggered the data
stored on the capacitors can be read out at a much slower rate (tens of megahertz),
drastically reducing the ADC requirements. SCAs are commonly used on digital
oscilloscopes.
Figure 2.21: Simplied schematic of an SCA memory channel[30]
Systems based on SCAs have been shown to perform better than their high-speed
ADC equivalent in terms of cost, density, dynamic range, and power dissipation.
SCAs do have their drawbacks though; the analog data has to be read out within
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microseconds of storage to avoid the small capacitors discharging through leakage
current. Moreover, most SCA topologies require that the entire analog memory
bank be read out before a new waveform can be acquired enforcing a set minimum
dead-time between data acquisitions.
SCA analog waveform storage is not a new concept by any means. In [31],
which dates back to June 1990, a 4096 cell SCA integrated circuit was designed,
fabricated and tested. Similarly, three years later, Stanford University described an
analog memory integrated circuit that was able to run at 900 MHz[30].
2.4.3 Digitization
The digitization process requires an analog-to-digital converter (ADC) which sam-
ples a continuous analog signal and converts it into a discrete digital word.
2.4.3.1 ADC Types
There are many types of ADCs such as direct conversion (or ash), successive-
approximation, sigma-delta and time-interleaved ADCs, each with their own set
of advantages and disadvantages. Below is an explanation of the relevant ADC
architectures, as well as a summary in the form of a chart, see Figure 2.22[32, 33].
Figure 2.22: Available ADC architectures with varying resolution and sampling rate[32]
Integrating ADCs sample by integrating the input voltage for a known period
and comparing it to a known reference value. They are best for low frequency
applications such as digital multimeters where low power consumption, low-noise
and high resolution is of interest. These ADCs are slow and their conversion time
doubles for every extra bit of resolution.
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Sigma-Delta (Σ − ∆) ADCs operate by oversampling the input voltage and then
ltering around the desired signal band. These ADCs oer high resolution (16-24
bits) and do not require any high-precision external components and have there-
fore almost completely replaced integrating ADCs. However, they are still slow
(hundreds of kilohertz) and the noise is proportional to the output data rate.
Successive-Approximation (SAR) architecture is one of the most common archi-
tectures found in ADCs, particularly for multiplexed data-acquisition applications.
These devices use a binary search algorithm, which traces back to the 1500s[34],
to achieve sampling and they are generally limited to very low (<10) MSPS. They
oer medium to high resolution (8-16 bit), are small in size and require relatively
little power.
Pipelined architecture oers very fast sampling rates (100+ MSPS) while still
maintaining medium to high resolution (8-16 bits). Pipelined ADC's harness the
power of parallelism by working on a small subset of bits, via sub-ranging, and
this allows higher sampling rates. Although still lower-powered than ash, this
architecture requires more power than its slower alternatives.
Flash converters are some of the fastest ADCs available, entering the low gigahertz
range. The ash architecture is limited to around 6-8 bits of resolution, requires
a considerable amount of power and is signicantly more expensive than its slower
alternatives. These converters achieve these speeds by implementing a bank of
comparators and sampling the input signal simultaneously.
2.4.3.2 Performance Parameters
Choosing the correct ADC requires an understanding of the performance parameters
and how they relate to the particular application under consideration. Figure 2.23
shows an example of a fast-Fourier transform (FFT) of an ADC's output as a result
of an input sine wave, from which four power levels can be dened:
 Signal power (PS) - Amplitude of fundamental (largest) signal component
 Noise oor power (PN) - Amplitude of noise oor
 Power of harmonics (PD) - Amplitude of harmonics (smaller apparent signal
components)
 Power of next highest spur (PH) - Amplitude of highest harmonic
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Figure 2.23: Example frequency domain for an ADC's output[35]
With this in mind, ve of the most common ADC performance metrics will be
explored[36, 35]:
Signal-to-Noise Ratio (SNR) is dened as the ratio of the signal power (PS) to the
noise oor (PN) and is usually specied in decibels relative to the carrier (dBc) or
decibels relative to full scale (dBFS) due to the signal's wide dynamic range.




At the very least the SNR should be greater than 0 dBc (1:1) which means that
signal power is greater than the noise power.
Spurious Free Dynamic Range (SFDR) is dened as the ratio of the signal power
(PS) to the next highest spur power (PH) and is also specied in dBc or dBFS.




This is a particularly important metric as it denes the smallest signal value that
can be distinguished from an interfering signal.
Total Harmonic Distortion (THD) is dened as the ratio of signal power (PS) to
the power of the harmonics (PD) and is specied in dBc.




THD is a quality metric that describes how linear, pure and accurate the digital
reconstruction of the analog signal is.
Signal Noise and Distortion (SINAD) is dened as the ratio of signal power to the
sum of the power of the harmonics and power of the noise. It is also known as
the total harmonic distortion plus noise (THD+N). The bandwidth over which the
noise must be measured must be specied.
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SINAD is equivalent to THD+N when the bandwidth for the noise measurement
is FS/2:




Like THD, SINAD is a quality metric that measures the degradation of a signal
by unwanted spurious signals, noise and distortion. The greater the SINAD value,
the better the quality of the output signal.
Eective Number of Bits (ENOB) species the actual performance of an ADC after




The two numbers in the equation come from converting decibels into bits (20 log10 2 ≈
6.02) and incorporating quantization error of an ideal ADC (10 log10(3/2) ≈ 1.76).
ENOB is therefore the recalculated ADC resolution after considering the altered
dynamic range (SINAD).
2.5 Data Processing
2.5.1 Graphics Processing Unit (GPU)
High-performance GPU computing, as it is known today, started with basic non-
programmable 3G-graphics accelerators with a very dierent idea in mind. In the
late 1990's these basic graphic accelerators evolved from their simple pixel-drawing
functions to much more complex 3D pipelining. Subsequently, regular computer
graphics cards were manufactured with highly sophisticated GPUs onboard, de-
signed to rapidly manipulate and alter memory in a way that supports functions
such as image transforms, texture mapping, translation, shading etc.
Over the last few years, however, GPUs have been further evolving to perform
non-graphical processing, and so the general-purpose GPU (GPGPU) was born.
By cleverly manipulating shader code, regular data could be represented as vertex
or texture information and collected at a later stage in the pipeline as results.
NVIDIA launched a range of PCI Express add-in boards called the Tesla which
are similar to their regular graphics card except that the drivers are optimized for
high-performance computing rather than 3D rendering and they do not contain any
display ports. Due to the new set of Tesla drivers, the GPU can be treated like a
many-core processor rather than a 3D rendering device[37, 38].
As an example, the NVIDIA Tesla K80 24 GB which ranges in price between $
4 000 - $ 5 000. The K80, see Figure 2.24, boasts the following features:
 two Kepler GK210 GPUs
 24 GB of GDDR5 RAM
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Figure 2.24: The NVIDIA® Tesla® K80 GPU Accelerator[39]
 4992 CUDA cores
 480 GB/sec memory bandwidth
 2.91 Tops double precision performance with NVIDIA GPU Boost
The main dierence between a CPU and a GPU is that a CPU usually consists
of between one and eight cores, optimized for single instruction, single data (SISD)
operations, guided by simple registers whereas a GPU consists of thousands of much
smaller cores, optimized for single instruction, multiple data (SIMD) operations.
Both devices are still powerful and have specic advantages for particular tasks and
neither would be able to replace the other.
GPUs have not typically been used for spacecraft which could be attributed to
them only recently advancing to a point where they are suitable for high perfor-
mance computing. Moreover, GPUs are only suitable for tasks that can be highly
parallelized, such as image processing, and they still require a lot of power (>20
W). Nonetheless, these devices are still very popular in the space industry but are
more commonly found in terrestrial-based systems such as satellite-imaging post
processing, real-time adaptive optics for telescopes and other similar applications.
2.5.2 Digital Signal Processor (DSP)
DSPs are specialized microprocessors that are optimized for real-time, high-speed
processing. Their particular niche is performing a large number of repetitive numeric
calculations on a stream of data, representing a continuous real-world analog signal.
DSP technology has played a critical role in enabling and advancing applications
such as speech and audio processing, image and video processing, digital ltering
etc.
Regular microcontrollers are usually simple integer math-based processors and
are commonly integrated into basic embedded system applications. Although, more
powerful microcontrollers may include additional features such as hardware multipli-
cation units. DSPs, however, are suited for performance-critical roles and therefore
contain special instructions such as multiply-accumulate and can be designed as
integer, xed-point or oating-point processors. Modern DSPs have a host of new
features including special address generating units, Direct Memory Access (DMA),
pipelining and multiple arithmetic units.
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Figure 2.25: TMS320C6678 Evaluation Module[41]
A DSPs execution time is highly deterministic, therefore ensuring repeatabil-
ity for a particular system. Furthermore, a DSP system can be recongured by
re-coding the device and its algorithms rather than having to change physical hard-
ware. Unfortunately, DSP systems do not allow for batch processing and operations
must be completed within a xed time frame[40].
Over the past two decades, the number of DSP vendors has drastically de-
creased with the primary survivors being Analog Devices, Texas Instruments and
Microchip. An example of a modern DSP is TI's multicore xed- and oating-
point TMS320C6678 DSP, see Figure 2.25. These devices contain eight DSPs each
running at speeds of up to 1.25 GHz and cost around $ 160 - $ 240. They also
incorporate a host of additional features such as hardware peripherals (I2C, SPI),
64 bit DDR3 interface, PCIe Gen 2 lanes and much more.
DSPs have been used in space before and specialized radiation hardened space
DSPs, such as Atmel's TSC21020F, exist. The AGILE2 mission, hosted by the
Italian Space Agency, consists of a small satellite observing in the gamma-ray and
X-ray bands. AGILE's payload data unit contains a TEMIC 32 bit oating-point
TSC21020F Digital Signal Processor that runs the software for internal payload
control, science data processing, etc. The DSP also provides the various serial
interfaces required to communicate with the power supply unit, scientic subsystems
and the data unit's system bus[42].
2.5.3 Field Programmable Gate Array (FPGA)
An FPGA is an array of programmable digital logic blocks and is therefore, archi-
tecturally, very dierent from a microprocessor or GPU. The function of an FPGA
is dened by how these logic blocks are connected through programmable intercon-
nects. For example, an FPGA can be congured to be a microprocessor - referred
to as a soft core. Also, FPGAs do not traditionally contain non-volatile memory
and therefore, when powered o, the FPGA loses its previous conguration and
must be recongured on the next power-up.
In addition to the programmable logic blocks, modern FPGAs may also contain
dedicated memory banks, I/O banks, digital clock managers and several other pe-
ripherals and features. The term eld programmable refers to the FPGA's ability
2AGILE - Astrorivelatore Gamma ad Immagini LEggero
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Figure 2.26: The RTG4 space-grade, radiation hardened FPGA manufactured by Microsemi[43]
to have changes made to the internal logic blocks once in the eld making these
devices perfect candidates for re-congurable computing and application specic so-
lutions. Because of the low-level hardware nature of FPGAs, they are able to ride
the Moore's Law curve therefore increasing in complexity and performance with
each new iteration.
FPGAs, however, do not generally have analog interfaces due to their digital
architecture and are sequentially slower (hundreds of megahertz) than alternatives
such as GPUs which run at several gigahertz. It is therefore imperative that the
FPGA tasks are parallelized to make full use of the available resources. FPGAs
also require more power and are more expensive (in large production runs) than
Application-Specic Integrated Circuits (ASICs) and have limited internal memory.
A interesting device that has recently gained traction in the re-congurable com-
puting community is the System-on-Chip (SoC). An SoC is a combination of an
FPGA and an ARM processor on the same silicon wafer, thereby fusing two pow-
erful technologies. These technologies are usually connected by a high-speed back-
bone allowing for high-bandwidth data transfers. SoCs are particularly useful as
they provide the best of both worlds in terms of sequential and parallel processing,
allowing for the most optimal system possible.
The use of FPGAs onboard satellites is not uncommon, particularly where signal
or image processing is of importance. Space-grade, radiation hardened FPGAs are
readily available from manufactures such as Xilinx and Microsemi. As an example,
the RTG4 is a ash-based FPGA from Microsemi, see Figure 2.26. The RTG4 is a
powerful FPGA oering in excess of 150,000 logic blocks, up to 24 3.125 Gbit/sec
SERDES lanes and much more, while maintaining resistance to single event upsets
in radiation environments[43].
The COVE3 payload, developed by JPL which is to be own on the University
of Michigan's M-Cubed CubeSat, is aimed at exploring the capabilities of Xilinx's
Virtex 5 in the context of enabling future CubeSat missions. The primary mission
for COVE is to read and process image data collected from an onboard Omnivision
camera. Although a simple mission, it achieves on-orbit validation and takes one
step further in the Technology Readiness Level (TRL)[44].
2.5.4 Comparison
Based on the characteristics and performance metrics, as well as the following review
of literature comparing the dierent device types, FPGAs were deemed the most
appropriate technology for this study.
3COVE - CubeSat Onboard processing Validation Experiment
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2.5.4.1 FPGA vs. GPU
In 2013, a Norwegian student conducted a comparison between GPU and FPGA
technologies as their Master of Science in Electronics[37]. The study focused on
well known image ltering techniques and their relevant implementations on each
platform. For the FPGA, a ZedBoard development kit was used which has the
Xilinx Zynq Z-7020 SoC fusing a dual-core ARM Cortex A9 processor with the
Artix-7 FPGA. For the GPU, a CARMA development kit was used which features
an NVIDIA Tegra-3 ARM Cortex A9 Quad-Core CPU and an NVIDIA Quadro
1000M GPU. The author concluded the following:
Time: The FPGA development was the most time consuming aspect of the project.
However, it should be noted that the author used pre-compiled, ready-to-implement
libraries for the GPU but developed the FPGA code from scratch.
Performance: The execution time for each of the architectures showed that the
GPU implementation was slightly faster than that of the FPGA.
Power Consumption: The power consumption for the FPGA was said to be 0.69 W
compared to the GPU's consumption of 9.69 W in the idle state and 19 W during
benchmarking. That equates to the GPU requiring around 27 times more power.
As an addition to the study, the ZedBoard costs $ 395 and the CARMA 529
(∼$ 590).
2.5.4.2 FPGA vs. CPU vs. GPU
A similar study compared the performances of an FPGA, CPU and GPU running
Basic Linear Algebra Subroutines (BLAS) using double-precision oating point[45].
To test C, the Intel Math Kernel libraries and the CUDA kernels an HP xw4600
workstation with a 3.16 GHz Intel Core 2 Duo E8500 processor was used. For
the GPU evaluation an NVIDIA Tesla C1060 with 240 streaming processor cores
running at 1.3 GHz was added. To test the FPGA architecture, a BEE3 platform
was used which contained four Virtex-5 LX155T FPGAs
The author concluded that the FPGA oered comparable performance with up
to 293 times better energy eciency, see Figure 2.27. Additionally, the FPGA was
able to provide a exible platform that could handle a variety of matrix aspect
ratios.
2.5.4.3 FPGA vs. DSP
BTDi4 is a Californian, U.S. based company that claims that they are the most
trusted source of analysis, advice, and engineering for embedded processor technol-
ogy and applications. An article written by their sta discusses FPGAs and their
role in digital signal processing[46].
The authors believe that FPGA's most signicant advantage is exibility and
that this is the key to the high performance and cost eectiveness of the technology,
4BTDi - Berkeley Design Technology, Inc.
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(a)
(b)
Figure 2.27: Comparison of the execution time (a) and power-consumption (b) for the Gaxpy
kernel on C, MKL, CUDA BLAS and an FPGA [45]
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Figure 2.28: An independent benchmark comparing FPGAs and DSPs for an OFDM receiver[46]
see Figure 2.28. Furthermore, they expect FPGAs to replace ASICs and DSPs in
a large number of applications and be used alongside ASICs and DSPs in many
others.
38
2.6. SIGNAL INTEGRITY CHAPTER 2. LITERATURE REVIEW
2.6 Signal Integrity
Due to the high-speed nature of the particle detector, the interconnects between the
various subsystems and modules must be carefully considered to ensure adequate
signal integrity is maintained. Signal integrity refers to the quality and timing of a
signal and applies to both analog and digital systems. If signal integrity is not man-
aged correctly the relevant receiver could experience signal distortion, corruption,
logic errors, data loss, false switching or even complete system failure.
Once a system has been designed and manufactured it is very dicult to detect
and diagnose signal integrity issues. It is therefore recommended that every eort
is made to correctly manage all sources of noise that the designer has control over.
The three main sources of noise to consider are:
 Power/Ground Noise - Due to parasitics of the power and ground systems.
 Reection Noise - Due to impedance mismatch or other discontinuities.
 Crosstalk Noise - Due to electromagnetic coupling between signal carriers.
The following discusses methods and technologies that assist in reducing the noise
generated by an electronic system[47].
2.6.1 Low-Speed Communications
In addition to high-speed communication between components and the host proces-
sor, low-speed communications to transfer setup commands, informational messages
and updates are also common in satellite systems. There are many communication
protocols available for this, each with their own set of advantages and disadvantages.
The following information comes directly from the author's B.Sc. Eng[18]:
Inter-Integrated Communication (I2C) is a bi-directional, two-wire serial bus with
built-in device addressing. Devices can be connected in parallel onto the bus which
consists of a serial data line (SDA) and a serial clock line (SCL). The bus generally
runs at transfer speeds of 100 - 400 kHz. There is some overhead in the transmission
making it more suitable for multi-slave applications but it readily supports multi-
masters applications too. I2C also oers an acknowledgment mechanism to conrm
receipt of data.
Serial Peripheral Interface (SPI) is a synchronous serial interface which is able
to communicate with multiple SPI-based peripherals and is capable of full-duplex
communication at relatively high datarates (> 10 MHz). The SPI interface requires
a serial clock line, a chip select line (if multiple slaves are present) and two serial
data lines. Although having more than one master is technically possible, every
SPI system is limited to one master and at least one slave at any particular point in
time. The SPI bus does not have built-in device addressing and therefore requires
an external line for this. It also does not oer any hardware slave acknowledgment
and no error-checking protocol is dened. However, it has very little overhead and
is thus more ecient for point-to-point applications.
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Table 2.3: Comparison of low-speed data communication options
RS485 denes the electrical characteristics for the physical link which usually uses
a dierential line. It is a well-dened and well tested standard used in many systems
and applications due to its robustness and reliability. The standard denes a half-
duplex communication link which means that any device can communicate with
any other device but only one device may transmit at a time. It is able to achieve
bus speeds up to 10 Mbits/s (max dist of 12 m) and can have an unlimited amount
of data per frame. In order to use RS485, nodes can be connected in parallel to
achieve the typical bus topology.
Controller Area Network (CAN) is a serial, multi-master, multicast protocol and
operates in half-duplex mode which means that when the bus is free, any node may
send a message. The CAN Bus was invented in the early 1980's and was initially
intended exclusively for the automotive industry. Due to its inherent features such
as collision avoidance, transmission failure handling, auto-retransmission and so
on, it has been used in various other applications such as in aerospace and medical
equipment. CAN is typically implemented with a dierential pair of twisted wires
and interconnects a network of nodes.
2.6.2 Transmission Lines
As the wavelength of data transmission starts to approach the physical size and
dimensions of components and connecting traces, the assumption that the signal
magnitude and phase at the transmitter and receiver is the same is no longer valid.
It is therefore necessary to introduce transmission lines, the most common of which
is the planar transmission line. These lines consist of conducting metals strips that
lie in parallel planes allowing for easy manufacture and lower cost.
Microstrip is the most commonly implemented form of planar transmission line
consisting of a single conducting strip of width W placed on a substrate of thick-
ness H under which lies a ground plane, see Figure 2.29a. A dierential form of
microstrip is known as coupled microstrip lines and is shown in Figure 2.29b. Mi-
crostrip transmission lines do not support pure Transverse Electromagnetic (TEM)
waves as the dielectric does not completely surround the signal-carrying conduc-
tor(s). Instead, microstrip transmission lines support quasi-TEM waves for which
the electric and magnetic elds need to be solved separately in order to determine
its characteristic impedance .
As microstrip transmission line theory is well developed and understood, there
is little to be gained from an in-depth analysis of how signals propagate down these
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(a) Regular microstrip line
(b) Edge-coupled microstrip lines
Figure 2.29: Microstrip transmission line diagrams[48]
lines. Instead, the readily available formulae can be used, the rst set of which can
be used to calculate the characteristic impedance of regular microstrip based on




























where εr is the relative dielectric constant, w is the width of the trace, t is the
thickness of the trace and h is the thickness of the dielectric. The equations for w′
can be found in Appendix C.1.
The second set of formulae are for edge-coupled (dierential) microstrip lines.
These lines are constructed with two traces with the same dimensions and are
referenced to the same ground plane. The odd-mode impedance is of interest as it
refers to a system driven dierentially, opposed to even-mode impedance where the











where Z0(0) is dened by equation 2.3, εeff (0) is dened by equation C.5 or C.6,
and Q10 and εeff,odd(0) can be found in Appendix C.1.
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Figure 2.30: Industry standards for various dierential technologies[47]
2.6.3 High-Speed Technologies
High-speed signaling requires that special attention is paid to the communication
protocol and technologies used to ensure signal integrity is maintained. Dierential
signaling technologies have three main advantages over their single-ended counter-
parts, namely:
1. Noise Immunity - As the two lines run adjacent to one another, any noise
absorbed will be common to both lines and will therefore not be present at the
output.
2. Low EMI Generated - The current source at the driver is always on and the
MOSFETs simply steer current, therefore eliminating switching noise gen-
erated by transistors. Also, because each line is carrying the same magnitude
of current but in opposite directions minimum EMI is generated.
3. Voltage Swing - Dierential lines require half the voltage swing to achieve the
same signal-to-noise ratio and bit error rate (BER).
Within dierential signaling there are a number of technologies to choose from
each with their own set of advantages and disadvantages. Due to the nature of
the particle detector's architecture, only point-to-point dierential topologies need
be investigated. In determining the optimal signaling technology for a particular
application, there are three primary factors to consider:
1. Data Rate - The maximum data rate to be utilized during transmission.
2. Power Consumption - The power allocated for the operation of the communi-
cation link.
3. Transmission Medium - The transmission medium used for the link as well as
its physical length and layout.
Three of the most commonly employed dierential technologies in industry are Low-
Voltage Positive-Emitter-Coupled Logic (LVPECL) , Current-Mode Logic (CML)
and Low-Voltage Dierential Signaling (LVDS) . Figure 2.30 and 2.31 outlines some
of the technologies' advantages, disadvantages and trade-os.
2.6.3.1 Low-Voltage Dierential Signaling (LVDS)
LVDS is one of the most power ecient dierential technologies available and is
capable of data rates up to 3.125 Gbps. An example of an LVDS transmitter and
receiver pair can be seen in Figure 2.32a. The LVDS transmitter sinks and sources
3.5 mA of current through the dierential line pair to signal a logic 0 or 1. At the
LVDS receiver a dierential voltage of 350 mV is generated across an external 100
Ω terminating resistor, resulting in a very low overall power consumption[47].
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Figure 2.31: Power consumption vs. data rate for commonly employed dierential technologies[47]
2.6.3.2 Current-Mode Logic (CML)
CML is similar to LVDS in its operation but is capable of data rates in excess
of 10 Gbps. Unlike LVDS, however, CML requires termination networks at both
the receiver and the transmitter, see Figure 2.32b. Furthermore, because CML is
usually AC coupled, it requires that the data used is DC-balanced, that is that the
bits transmitted have to, on average, have an equal number of ones and zeros to
avoid charge on the receiver terminals from slowly decaying[47].
2.6.3.3 Low-Voltage Positive-Emitter-Coupled Logic (LVPECL)
LVPECL is based on the original Emitter-Coupled Logic standard and, like CML,
is also capable of data rates in excess of 10 Gbps. LVPECL has one of the highest
output drive capabilities, making it ideal for longer distance communications, and it
also maintains sharp and balanced edges accounting for its high-speed capabilities.
This technology, however, has the highest power consumption of the three and often
requires a separate termination rail for successful implementation[47]. An example
of an LVPECL transmitter-receiver pair can be seen in Figure 2.32c.
2.6.4 Serializer/Deserializer (SerDes)
A Serializer/Deserializer, or SerDes, is a generic name for a module that converts
serial data to parallel data or vice-versa. A SerDes is often used in applications
where low-speed parallel TTL signals are combined into a serial stream for high-
speed data transmission and then converted back to serial at the receiver.
An example of such an application would be an analog-to-digital converter that
collects data in the form of multiple TTL signals (data bits) that need to be trans-
mitted to a microprocessor or FPGA for further analysis. Similarly, an FPGA could
have parallel data it needs to send to a digital-to-analog converter and could make
use of SerDes modules. [47]
Four common SerDes standards are discussed and compared based on their re-
spective advantages and disadvantages. A summary of the information can be found
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Figure 2.32: An example of a transmitter-receiver pair for various dierential technologies[47]
44
2.6. SIGNAL INTEGRITY CHAPTER 2. LITERATURE REVIEW
in Table 2.4.
2.6.4.1 Parallel Clock SerDes
A parallel clock SerDes is a hybrid system as it combines serial and parallel data
along with a clock line. Instead of serializing an entire data word it breaks it up into
a bank of n-to-1 multiplexers, each serializing its own portion and transmitting the
data. In parallel to these multiplexers a clock pair is transmitted too. An example
of such a system would be a set of TTL signals representing a 32 bit word. Four
multiplexers could be used to represent the word, resulting in four serialized data
streams and one synchronization clock.
This system is useful as it reduced the eective data rate when compared to
a single data stream system. However, it requires more signal lines and since the
clock and data travel on multiple dierent paths, the pair-to-pair skew must be
minimized to meet specic timing requirements.
2.6.4.2 Embedded Clock Bits SerDes
An embedded Clock SerDes transmits both the data signal and clock signal on a
single line. A parallel signal is serialized onto a single serial stream which starts
with a clock low, then a clock high and then the data. The receiver then monitors
for the period clock that always has a rising edge transition which can be detected
as the bits are constantly changing but the clock signal is always constant.
The embedded clock is useful for locking onto an unknown signal, which is par-
ticularly useful when the transmitter does not have the ability to transmit a training
pattern. The system is simple as it only consists of a single line and many data
width options are available. However, the baud rate is very high because of the
added clock signal and lack of parallelism.
2.6.4.3 8b/10b SerDes
The 8 bit to 10 bit SerDes system maps an 8 bit word (byte) to a 10 bit code,
developed by IBM, and transmits on a single serial pair. The 10 bit code is specially
designed to ensure DC balance (equal number of highs and lows) as well as multiple
edge transitions every cycle. At the receiver, the 10 bit code can be used for
synchronization due to the frequent edge transitions, after which it can re-map the
codes to the original data byte.
Due to the DC balance, the system is ideal for AC-coupled applications. The
system is, however, limited to 8 bits and also requires accurate clocking to lock onto
the signal at the receiver.
2.6.4.4 FPGA-Attach SerDes
The FPGA-Attach SerDes implements the SerDes process in two stages. The rst
stage combines several data bits onto multiple LVDS streams. The second stage then
multiplexes these LVDS streams onto a high-speed serial channel. This architecture
allows high-speed data to be transmitted with fewer data lines while reducing the
EMI, noise sensitivity and power consumption of the system. This system is limited
to FPGAs but because of this has enormous exibility.
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The silicon photomultiplier used in this study was a Sensl's MicroFB 60035 which,
depending on the bias conguration, could operate in fast mode, standard mode
or a combination of the two. In order to evaluate the silicon photomultiplier, a
breakout board was designed that could support all congurations.
3.1.1 Bias Filter
As previously mentioned, a silicon photomultiplier's gain is directly related and
highly sensitive to the applied bias voltage. For this reason it is important that an
adequately stable and noise-free power supply be used. To further assist in stability
and noise-rejection, the recommended generic biasing lter was implemented at the
bias input on the breakout board, see Figure 3.1.
Figure 3.1: Schematic of a generic bias voltage lter
Passive lters are able to lter out unwanted frequency content generated by
the original power supply or subsequent noise generated in the voltage supply line
through EMI. There is no critical cut-o frequency for these power lters and
therefore the absolute values are not particularly signicant, however, the lower
the bandwidth, the lower the resultant noise, assuming operation above the icker
noise corner frequency. The capacitors had a low ESR, relative to 50 Ω, and were
placed very close to the SiPM pins to ensure that any high frequency content had
a low impedance path to ground.
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To ensure that there were no unwanted resonant modes due to parasitic eects,
and to evaluate the attenuation factor as a function of frequency, a basic AC analysis
was conducted on the lter and the silicon photomultiplier's RC model. Figure 3.2
shows the gain and phase as a function of frequency and there are evidently no
unwanted resonant modes.
Figure 3.2: Bode plot for the proposed SiPM passive power lter
3.1.2 Operating Conguration
The MicroFB-60035 eectively has two outputs, both of which provide useful infor-
mation. There are many dierent conguration options for the SiPM but, because
the sensor was being evaluated, the breakout board was designed such that all con-
gurations of interest were supported. The most likely conguration for the fast-
and standard-mode outputs to be used on the nal detector is shown in Figure 3.3.
3.1.2.1 Fast-Mode Output
The fast-mode output has rise times as fast as 300 ps and pulse-widths as short as
600 ps which requires RF design techniques to maintain signal integrity. Further-
more, as the output is referenced to the cathode (substrate) of the photomultiplier,
a negative bias voltage is applied to the anode to prevent the return current from
owing through the SiPM. With sucient decoupling, however, a positive bias volt-
age should ensure equivalent performance.
The fast-mode output was AC-coupled and resulted in a positive polarity out-
put signal. The MicroFB 60035 has a large capacitance between its anode and
cathode and it was therefore not ideal to directly drive a 50 Ω impedance trans-
mission line. Instead, the fast-mode output was connected to a 1:1 RF balun1 to
improve impedance matching. Figure 3.4 shows the conguration implemented on
the breakout board for the fast-mode output.
1Balun - A device that converts between a balanced signal and an unbalanced signal
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Figure 3.3: Recommended congurations for fast-mode (a) as well as standard-mode AC-coupled
(b) and DC-coupled (c)[50]
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3.1.2.2 Standard-Mode Output
The standard-mode signal was signicantly slower than the fast-mode signal and
optimal for low-light applications. Typical rise times for the standard-mode output
are between 1 - 10 ns with a decay time of several hundred nanoseconds. Although
this is signicantly slower than the fast-mode output, care was still taken during
the PCB routing process to maintain signal integrity.
Two congurations for the standard-mode output are shown in Figure 3.3, each
with their own advantages. DC-coupling is ideal for slow-varying signals where
the absolute value of the signal at any given time is of importance. AC-coupling,
however, is ideal for obtaining faster pulse-like signals allowing for the DC oset to
be removed and reducing the likelihood of signal saturation. Considering the fact
that the detector is concerned primarily with pulse-like signals, the default option
populated on the breakout board is the AC-coupled conguration, see Figure 3.4.
Figure 3.4: Schematic of SiPM's output conguration
3.1.3 Breakout Connections
The SiPM's outputs had to be matched to 50 Ω and therefore required the correct
RF routing and connectors. Small RF connectors are notoriously fragile and known
to shear o circuit boards. Given the number of insertions associated with testing
and evaluation, a more robust connector was necessary.
A micro coaxial connector (MCX) was found to be ideal for this particular appli-
cation. MCX connectors are smaller than SMA and SMB connectors, are available
with a 50 Ω impedance and can operate up to 6 GHz with less than 0.2 dB inser-
tion loss. They are rated up to 250 V RMS, have an isolation resistance of greater
than 1 GΩ and a contact resistance of less than 5 mΩ. Furthermore, they com-
ply to MIL-STD-202 for corrosion, thermal shock, vibration, mechanical shock and
temperature[51].
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3.1.4 PCB Layout
The SiPM's inputs and outputs were matched to a 50 Ω characteristic impedance
and therefore all traces were designed accordingly. Small (0402) surface mount
components were used, because they are physically small relative to the anticipated
signal wavelengths, and ground stitching was implemented along the four I/O lines
to ensure that none of the copper acted as a stub. The majority of the copper on
the top and bottom layer was ground pour to minimize EMI and crosstalk as well
as to provide a low inductance ground path for all the components.
All bypass capacitors and termination resistors were placed as close to the pho-
tomultiplier as possible, however, sucient space had to be left for the scintillating
material to mate on top of the device. Four mounting holes were added, far away
from sensitive signals, that could be used to mount the breakout board in an enclo-
sure or to attach it to a thermoelectric cooler (TEC).
The 7×7 mm2 MicroFB 60035 SiPM has solder pads that are located under the
glass-like housing, requiring the device to be soldered in a reow oven. Details of
the reow process and testing can be found in Appendix B.4. As the device was
ESD sensitive, the necessary precautions were taken during the assembly process.
A 2D and 3D model of the circuit board can be seen in Figure 3.5.
(a) (b)
Figure 3.5: A 2D (a) and 3D (b) view of the nal SiPM breakout PCB model
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3.2 SiPM Power Supply
Although SiPMs were determined to be the most suitable technology for the pro-
posed detector, they are silicon-based devices and are therefore aected by temper-
ature variations. Furthermore, no two SiPMs have exactly the same specications,
such as breakdown voltage. This poses potential problems when trying to create
an array of identical SiPMs.
To overcome these issues, a dynamically adjustable power supply was developed
that allowed for the compensation of unwanted temperature variations, thereby
keeping performance parameters, such as gain, constant. Each SiPM had its own
adjustable power supply, therefore allowing individual bias voltage trimming to
ensure equivalent performance.
3.2.1 Specications and Requirements
The MicroFB 60035 SiPM has a breakdown voltage between 24 - 25 V (nominally
24.5 V) and an overvoltage range of 1 - 5 V. The power supply therefore requires
an adjustable voltage over the range of 24 - 30 V. Because the SiPM requires a
reverse bias at the cathode, the output voltage has to be negative with respect to
ground. Furthermore, the maximum output current required for the MicroFB 60035
is 20 mA per SiPM tile. Accuracy and repeatability were important to ensure that
subsequent SiPM testing was done under the same conditions, particularly during
the characterization phase of the project.
Due to the highly dependent and sensitive relationship between gain and over-
voltage, see Figure 3.6, the voltage ripple and noise has to be kept to a minimum.
Moreover, the SiPMs power supply has to have excellent load regulation to ensure
a steady bias voltage during the small current bursts as a result of particle events.
Figure 3.6: Gain vs overvoltage for the Sensl's MicroFB SiPMs[52]
3.2.2 Circuit Design
A high-level block diagram of the SiPM power supply is shown in Figure 3.7. The
circuit begins with a switch-mode power supply converting a readily available pos-
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itive voltage into a larger negative voltage. A low-noise low-dropout linear regula-
tor is used for post regulation due to the inherently noisy nature of switch-mode
converters. Finally, a current-mode DAC is used to inject current into the linear
regulator's voltage-setting resistor divider to allow for a digitally adjustable output.
Figure 3.7: Block diagram of digitally-adjustable SiPM power supply
3.2.2.1 Switch-Mode Regulator
Linear Technology's LT3579 switching regulator is used to convert the low input
voltage (5 V) to a large negative voltage (-33 V). The LT3579 accepts a wide voltage
input range of 2.5 - 16 V and contains a 6 A power switch, allowing for a number
of switching topologies. By slightly modifying the regulator's recommended SEPIC
topology, an inverting converter was realized. The converter also oers a host of
additional useful features such as a congurable voltage lockout, optional synchro-
nization, shutdown pins, over-current shutdown etc.[53]. Detailed component value
calculations can be found in Appendix C.2.
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Figure 3.8: Circuit diagram of the SiPM power supply's switch-mode converter
3.2.2.2 Linear Regulator
After the -33 V output was generated by the switching regulator it was then passed
through an ultralow-noise linear voltage regulator from Texas Instruments. The
TPS7A33 regulator is capable of a 1 A output current, has a noise specication
of 16 µVRMS and a power-supply rejection ratio (PSRR) of 72 dB, making it an
ideal candidate as a post-SMPS conditioner. Furthermore, the regulator has built
in current-limiting and thermal shutdown protection. Figure 3.9 shows the nal
circuit diagram for the linear regulation.
Ceramic capacitors with X7R dielectrics are used at the input and output of
the regulator due to their low ESR and relatively good over-temperature perfor-
mance. To ensure stability under all load conditions, as well as to maximize AC
performance, 50 µF of capacitance was placed at the output with a voltage rat-
ing in excess of 35 V. A noise-reduction capacitor, C3, was placed on the NR pin
to minimize noise and to improve the regulator's AC performance, while simulta-
neously providing soft-start functionality to slowly increase the output voltage at
startup. Finally, a feed-forward capacitor, C4, was added at the output for noise
and stability reasons.
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Figure 3.9: Circuit diagram of the SiPM power supply's linear regulator
3.2.2.3 Current-Mode DAC
To implement a dynamically adjustable voltage output, Linear Technology's 10-bit
LTC1427-50 current-output DAC is used to inject current into the linear regulator's
voltage-setting resistor divider. The DAC has an I2C serial interface to control the
current output from 0 to 50 µA. A detailed operational description can be found in
Appendix C.2.
The circuit diagram for the current-output DAC can be seen in Figure 3.10.
Connecting the AD0 and AD1 pins to +5 V set the I2C address but, more impor-
tantly, it sets the startup current output to 25 µA, as opposed to 50 µA. The lower
current is preferred as it results in a lower default overvoltage being applied to the
silicon photomultiplier.
The DAC only requires a single bypass capacitor, C10, at the power input and a
short trace to the current injection point, to reduce noise. During regular operation
the DAC consumed 115 µA and can be shut down into a low power state, where it
retains the DAC contents, and reduces current consumption down to 10 µA.
Figure 3.10: Circuit diagram of the SiPM power supply's current-mode DAC
3.2.2.4 Power Supply I/Os
The SiPM power supply has a breakout header to connect to an external power
source and controller. Power is supplied via pin 6 (+5 V) and pin 5 (ground). An
additional ground pin is available, pin 1, in case the main power supply is isolated
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from the I2C controller. The remaining pins, and their functions, are described
below:
Temp_Out Output representative of the SMPS's junction temperature
Fault Active-low fault output for the switching regulator
Enable Active high input for the switching regulator, linear regulator and DAC
SCL I2C clock line
SDA I2C data line
3.2.2.5 PCB Design
The SiPM power supply was implemented on a small, double-layer circuit board,
shown in Figure 3.11. During the layout for the SMPS the following actions were
taken to ensure optimal performance:
 The power bypass capacitors were placed as close to the IC as possible and the
inductor bypass capacitor was placed as close to the inductor as possible.
 The analog signal traces and lter components were placed as close to the IC
as possible while keeping them as far away from any switching components
and pins as possible.
 The top and bottom copper layers contain a large ground plane around the
IC to prevent switching noise from propagating into the rest of the circuitry.
For the same reasons, the high-speed switching traces were kept as short and
direct as possible.
 The top ground plane and the exposed pad of the IC were connected to the
bottom ground plane with multiple vias. This was done to ensure a uniform
ground potential as well as to assist with heat dissipation.
 Finally, the ground paths from the switching circuitry were kept separate from
all other analog grounding and were only joined at the exposed thermal ground
pad of the IC. This was done to minimize the amount of switching noise coupled
into the output and surrounding circuitry.
Similarly, during the layout for the linear regulator, a ground plane was placed
on both layers around the linear regulator IC to suppress noise and to prevent
it from coupling into nearby circuitry. The bypass and noise-reduction capacitors
were chosen to have a low ESL and ESR and were placed as close to the device as
possible to ensure stability and optimal AC performance.
There was very little to consider for the current-mode DAC apart from placing
the bypass capacitor close to the IC and keeping the trace from the DAC to the
resistor divider as short as possible.
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(a) (b)
(c)
Figure 3.11: A top (a) and bottom (b) 2D and 3D (c) view of the basic SiPM power supply model
3.3 Integrated SiPM Power Supply
After the SiPM power supply was shown to demonstrate good performance, a new
version was designed that incorporated a microcontroller, allowing the supply to
act as a standalone solution. Furthermore, the new design could be connected to a
computer via a mini USB connector to run user proles in real-time. An overview
of the new design can be seen in Figure 3.12.
Figure 3.12: Block diagram of the integrated digitally-adjustable SiPM power supply
For simplicity, the system is powered via the same USB connector used for data
transfer between the circuit board and a remote computer. The USB input voltage
is ltered with a PI-type circuit containing bypass capacitors and a ferrite bead
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to ensure a clean, low noise supply voltage, see Figure 3.13. The circuit's overall
operating principle is identical to that of the previously discussed power supply.
(a) (b)
Figure 3.13: Schematic of the power supply's USB connector (a) and power lter (b)
A high-performance, 8-bit Atmel ATmega168 is used as the central controller,
see Figure 3.14. The device has a number of desirable features such as an extended
RISC instruction set, low operating current (250 µA) and even lower power-down
current (0.1 µA). However, the primary reason for selecting this particular micro-
controller was because it supports the Arduino bootloader which makes customizing
rmware signicantly simpler for a user who is not versed in low-level microcon-
troller programming.
Figure 3.14: Schematic of the ATmega168 microcontroller
Connected to the microcontroller as supporting peripherals are a USB-to-UART
converter, three user-programmable push-buttons, an in-circuit serial programming
(ICSP) header and an OLED display. The ICSP header is required for uploading
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(a) (b)
(c)
Figure 3.15: The 2D top (a), bottom (b) and 3D (c) view of the fully-integrated SiPM power
supply
the Arduino bootloader or program memory onto the microcontroller and the USB-
to-UART converter allows for the power supply to be connected to a computer.
The new PCB is larger (50 x 60 mm) than the original power supply because
of the additional components and features, see Figure 3.15. With the exception
of the voltage generation and regulation layout, discussed previously, the board
layout process was simple and did not require any special techniques to optimize
performance due to the slow, digital nature of the signals.
3.4 High-Voltage Controller
In addition to the silicon photomultiplier power supplies, a high-voltage (HV) power
supply controller was designed, manufactured and tested for vacuum tube photomul-
tipliers. Vacuum tube photomultipliers have been used for high energy physics ex-
periments for many decades and therefore serve as an excellent benchmark. UCT's
physics department already had an extremely stable, low-noise ORTEC high voltage
power supply but unfortunately it lacked a digitally adjustable output.
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The ORTEC 556 High Voltage Power Supply, see Figure 3.16, can supply a
positive or negative voltage ranging from 0 - 3000 V at a current of 0 - 10 mA. The
power supply is housed in a standard double-width NIM module2 and its output can
be programmed via an external controller. It also oers excellent regulation with
less than 0.0025 % of variation and 50 ppm/◦C of temperature instability. The
supply was specically designed for the biasing of photomultiplier tubes, ionization
chambers, and semiconductor detectors.
Figure 3.16: Image of an ORTEC Model 556 high voltage power supply
An external controller was designed to digitally adjust the high voltage power
supply via the rear-mounted BNC input plug. Considering that many high energy
physics experiments require two vacuum photomultipliers, a dual channel controller
was designed. The HV controller uses the same microcontroller and USB power
system as the integrated SiPM voltage supply.
3.4.1 Digital-to-Analog Converter
To control the ORTEC power supply, an analog control voltage has to be applied
to the supply's External Control BNC connector. The full voltage range of 0 -
3000 V can be swept through with a control voltage ranging from 0 to 6.9 V. To
activate the external control, the Ext switch has to be toggled, disabling the front
panel controls.
To set a positive voltage, the polarity switch has to be switched to the Pos
position and a positive voltage (0 -> 6.9 V) applied to the external control pin.
Conversely, for a negative voltage, the Neg position has to be selected with the
polarity switch and a negative voltage (-6.9 -> 0 V) has to be applied to the external
control pin.
To generate two stable and precise analog voltages, TI's DAC8563 16-bit, dual-
channel, voltage-output DAC was used. The DAC oers ±5 mV initial accuracy, 4
ppm/◦C temperature drift and can sink or source up to 20 mA. The power supply
2The Nuclear Instrumentation Module (NIM) standard denes mechanical and electrical specications for elec-
tronics modules used in experimental particle and nuclear physics[Wikipedia].
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Figure 3.17: Schematic of the dual-channel DAC used to control the HV controller's outputs
Figure 3.18: Circuit diagram of the unipolar to bipolar converter
pin requires basic decoupling capacitors and a 150 nF noise ltering capacitor for
the reference output. The nal schematic can be seen in Figure 3.17 and more
details can be found in Appendix C.3.
3.4.2 Unipolar-to-Bipolar Converter
The DAC's desired output range is -6.9 to 6.9 V. Consequently, TI's dual-output,
rail-to-rail OPA2188 opamp is used to convert the USB's unipolar voltage to a
bipolar voltage, see Figure 3.18. The OPA2188 has a low oset voltage, zero-drift,
low noise and high DC precision. More details are available in Appendix C.3.
With the bipolar conversion, the DAC achieves a resultant resolution of 92 mV
over the full voltage range of -3000 to 3000 V. The DAC was specically chosen to
set the output to mid-scale at power-on to ensure that the output voltage is 0 V by
default (0 V is in the center of the bipolar output range).
3.4.3 Power Rails
The circuit design requires 5 V, 10 V and -10 V to operate. In the interest of
keeping the system as simple as possible the USB power is used as the 5 V supply.
The ±10 V rails are generated using the LT3471 dual switching regulator from
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Figure 3.19: Circuit diagram of the ±10 V power supply
Linear Technology. The relevant calculations for the power converter can be found
in Appendix C.3.
A Schottky diode with a voltage rating of 20 V and a forward current rating of
0.5 A is used for components D1 and D2 , keeping the physical size small while still
maintaining sucient current carrying capability. Low ESR bypass capacitors were
added to the input, reference output and nal voltage outputs. The remainder of
the components, and specically the inductors, were chosen based on recommended
values in the datasheet and tested through simulation, see File LT3471_Bipolar_-
Supply.asc.
3.5 PCB Design
The circuit board layout process was very simple as there were only three new
subsystems added since the previous silicon photomultiplier power supply, namely
the bipolar voltage regulation, dual-output DAC and opamp buers. A 2D and 3D
model of the circuit board can be seen in Figure 3.20.
Both the DAC and opamp have reasonably simple layouts due to the low-speed
nature of the design. However, because these two circuits were concerned with
distributing and amplifying analog signals, care was taken to keep the signals away
from the high-speed switching circuitry of the regulator as well as the data and
clock lines near the microcontroller.
The switching regulator, operating at 1.2 MHz, required more attention. Sepa-
rate ground return paths were used for all the high current paths and these were
joined at the exposed ground pad of the regulator. Moreover, the high-current
switching traces were kept as short as possible and away from any sensitive analog
circuitry.
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(a) (b)
(c)
Figure 3.20: A 2D top (a), bottom (b) and 3D (c) view of the HV controller
3.6 Light Box
The SiPM has to detect light down to single-photon levels and therefore requires
that all other light sources be removed during experiments. Consequently, a light
box was built from laser-cut MDF wood in which these experiments could be placed,
see Figure 3.21. To support comparison tests, the box was made large enough
to house a variety of physics experiments, rather than just for the SiPM and its
scintillator.
The interior of the box was painted with a matte black paint to reduce reections
and all joining surfaces were coated with a thick, black silicon paste to block any
light from entering. The box's lid has side walls, lined with black optical foam,
to create a light-proof seal. The two holes, visible in Figure 3.21, are present on
three sides of the box and housed high voltage, panel-mount BNC connectors. This
provides the components inside the box access to power sources, oscilloscopes etc.
while keeping the box light-tight.
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Figure 3.22: 3D printed SiPM holder base (a) and full setup (b)
Figure 3.21: A SolidWorks model of the light box
3.7 SiPM Holder
To test the silicon photomultiplier, without the need for the bulky light box and
its supporting equipment, UCT's physics department designed a small 3D-printed
enclosure that could house the silicon photomultiplier breakout board and the scin-
tillating material. The design consists of two parts and ensures that the scintillator
mates optimally with the photomultiplier when assembled. The breakout board's




Based on the research conducted in the Literature Review, and the preliminary
results obtained and documented in Appendix B, a high-level block diagram for the
envisioned particle detector was created, see Figure 4.1.
Figure 4.1: Block diagram of overall detector hardware
The yellow and green blocks represent the two signal paths, each consisting of 9
channels, both of which feed into the SoC for further processing. The yellow path
amplies and digitizes the SiPMs' standard outputs and the green signal amplies
and determines a trigger state from the SiPMs' fast outputs. The gray blocks
indicate support hardware that could possibly be omitted in a nal application.
The following sections describe the various aspects of the block diagram and how
each individual block contributes to the overall particle detector.
4.1 Power Supplies
The detector requires various voltage sources for all the dierent components used.
Furthermore, some of the supplies are to be enabled/disabled via the FPGA and
some have to be isolated from others to avoid noise coupling into sensitive circuitry.
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In the interest of keeping the detector portable, the system was designed to accept
one input voltage and then generate all the necessary voltages onboard, see Figure
4.2.
Figure 4.2: Block diagram of overall power routing and distribution
4.1.1 Input and Protection
The power regulation stages were designed for use with a single set of lithium-ion
batteries. Two parallel sets of two series lithium-ion cells (four cells in total) were
combined to generate a nominal voltage of 7.4 - 8.4 V. The combination of the 2800
mAh, 18650 form-factor cells (LG's LC-18650-28LG), is able to supply over 10 A for
an hour and was housed in a protected battery holder (#2S2P-18650) that manages
overcharging, discharging, over draining and short circuits.
The input power jack was chosen to support the maximum input voltage and
current with the smallest contact resistance. Considering that the detector is to
operate in the space environment, as well as undergo vibration testing, the connector
(Cui Inc PJ-002BH) was chosen based on its terminal strength and its number of
rated operational cycles.
An N-channel MOSFET was used at the input of the detector to protect it
against reverse polarity during testing and nal implementation, see Figure 4.3.
The MOSFET was chosen to have a very low on-resistance (RDS(on)= 1 mΩ) and
continuous drain current (ID = 100 A) so that it will have a negligible eect on
the circuit during regular operation. When a reverse voltage is present, the MOS-
FET will not turn on, thereby blocking any current from entering, and potentially
damaging, the circuit.
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Figure 4.3: Schematic of the input power jack and reverse polarity protection
4.1.2 1.8 V Supply
The ADCs require a 1.8 V analog and digital power supply and consume a com-
bined maximum input current of 120 mA per ADC. Considering the large current
requirement for powering ve ADCs, a high eciency step-down switching regulator
is used to generate the 1.8 V output voltage, see Figure 4.4. The component values
were chosen based on an application circuit from the regulator's datasheet.
The TPS62293 converter has an enable pin and mode control pin which is con-
nected directly to the FPGA. The enable pin is pulled down with a 100 kΩ resistor
to disable the converter by default. The mode pin allows switching the converter
between forced PWM mode and power save mode. This pin is also pulled down
with a 100 kΩ resistor, resulting in a default power saving mode.
Although the ADCs are not as susceptible to noise as the preceding amplica-
tion stages, the output of the switching regulator is ltered with a PI-type lter
and a ferrite bead. It should be noted that most of the voltage regulator designs
incorporate a Do Not Place (DNP) resistor in series with its output. This resistor
was added to allow testing of the regulators before the sensitive electronics were
powered.
Figure 4.4: Schematic of the 1.8 V step-down, switching regulator
4.1.3 2.5 V Supply
At startup, the FPGA I/O banks require a 2.5 V power supply. A permanently-
enabled, low-dropout linear regulator with post-ltering is used to satisfy this re-
quirement, see Figure 4.5. The common resistor divider formula was used to calcu-
lated the values of the voltage-setting resistors.
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The TPS7A3701 oers an ultra low dropout voltage (200 mV at 1 A), excellent
load transient response, excellent accuracy (0.23 %) and very low output noise (27
µV). Moreover, it has built-in reverse current protection and consumes less than 20
nA in shutdown mode, making it ideal for the application.
Figure 4.5: Schematic of the 2.5 V step-down, switching regulator
4.1.3.1 Digital Supply
The trigger reference level translation circuitry, supporting the DRS4 DACs and the
digital portion of the DRS4 was to be powered from the same digital 2.5 V power
line but requires an enable line to allow for these components to be disabled when
not in use. For this reason a low on-resistance (5.3 mΩ), integrated load switch
was added between the power line and these components, see Figure 4.6. A 100 kΩ
resistor, R47P, is used to disable the output switch by default.
The load switch can operate with a continuous current of 4 A and has slew-
rate control to avoid high inrush currents. Furthermore, it incorporates a built-in
discharge resistor to avoid the output being left in an unknown, oating state.
Figure 4.6: Schematic of the 2.5V load switch
4.1.3.2 Analog Supply
The DRS4 and supporting electronics, as well as the rst stage amplier, also
requires a 2.5 V power supply. However, due to these components' sensitivity
and susceptibility to noise, they are powered by a separate identical TPS7A3701
regulator.
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4.1.4 3.3 V Supply
TI's TPS62182 2-phase step-down converter is used to supply the FPGA board's
secondary, high-current, 3.3 V power line. The xed output converter was simple to
implement and only requires two small 1 µH inductors at the output. The converter
oers built-in over-current protection, over-temperature protection and automatic
eciency enhancement which is based on the load current.
The soft-start capacitor, C24P, ensures a smooth startup and mitigates high
inrush current. Furthermore, resistors R13P and R14P as well as capacitor C23P
set a specic undervoltage lockout thereby disabling the regulator when the input
voltage is insucient to power the entire system.
Figure 4.7: Schematic of the 3.3V step-down, switching regulator
4.1.5 5 V Supply
The primary input voltage to the FPGA board is 5 V and the current requirement is
highly dependent on the FPGA resource utilization, peripheral usage etc. Further-
more, the majority of the detector's components also requires a 5 V supply, thereby
leading to a large overall current. Consequently, a high-eciency synchronous buck
converter is used that can source 20 A continually. The calculation for the con-
verter's component values can be found in Appendix C.4.
The TPS53353 automatically adjusts modes to ensure optimal eciency, based
on load current, and oers a very fast transient response. In addition, it also features
over-current, over-voltage, over-temperature and under-voltage lockout. As the 5
V line also powers high-current, noise-sensitive ampliers, the converter's output is
ltered with a PI-type lter proceeded by a ferrite bead. The ltered 5 V power
line is permanently enabled and supplies the FPGA and certain peripherals (such
as USB 2.0) directly.
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Figure 4.8: Schematic of the 5 V step-down, switching regulator
The DRS4 DAC, second stage amplier, wideband amplier, trigger comparator,
trigger reference and programmable rst stage amplier also operate o a 5 V
supply. However, due to their high quiescent current they required a means of
being enabled and disabled. Therefore, a low on-resistance (16 mΩ) load switch
was connected in series with the ltered 5 V supply and the components' supply
lines, see Figure 4.9.
The load switch can support 6 A of continuous current and has a congurable rise
time to limit the inrush current. Furthermore, the switch has a built-in discharge
resistor to ensure that the output voltage defaults to a known state when powered
o.
Figure 4.9: Schematic of the 5V load switch
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4.2 Fast-Mode Input
Each of the nine silicon photomultipliers has two outputs, a standard- and fast-mode
output. The fast-mode signal is used to trigger the detector, thereby notifying the
system that a particle event took place. Figure 4.10 shows the fast-mode signal
input and the respective trigger components for each of the nine channels.
Figure 4.10: Diagram of the fast-mode signal chain
4.2.1 Signal Input
For implementation in a spacecraft, the silicon photomultipliers would be placed
some distance away from the readout electronics. For example, in a small satellite,
the readout electronics could be placed anywhere in a stack of circuit boards, deep
within the thermally controlled spacecraft whereas the scintillators would be on, or
near, the surface of the spacecraft. Therefore, a means of remotely connecting the
sensors to the detector is required.
Consequently, a surface-mount, female MCX socket is used as the breakout con-
nector for each of the photomultipliers' outputs. The connector is made from gold-
plated beryllium copper with an internal Teon insulator providing excellent con-
tact surfaces while keeping separate electrical nets well insulated. The connector
is matched for 50 Ω and can support frequencies up to 6 GHz. A single-shielded
RG316 coaxial cable, matched for 50 Ω, is used between the two connectors and is
capable of supporting a maximum frequency of 3 GHz.
4.2.2 Wideband Amplier
The wideband amplier is the rst stage for the trigger input and is responsible
for amplifying the input signal using a BGM1013 amplier. This high-linearity,
RF-class amplier is internally matched to 50 Ω and provides very high gain (35.5
dB at 1 GHz). Furthermore, it consumes a maximum of 27.5 mA and can operate
over a wide temperature range (-40 to 85 ◦C).
The input was AC-coupled and did not require any external matching. The
DC blocking capacitors on the input (C3) and output (C4) were chosen to support
71
4.2. FAST-MODE INPUT CHAPTER 4. CIRCUIT DESIGN
frequencies above 100 MHz. The 100 nH inductor was placed at the output to act
as an RF choke, thereby DC-biasing the output to ensure that the output remained
within the voltage limits. Two optional DNP resistors were placed at the output to
re-bias the output if required.
Figure 4.11: Schematic of the wideband amplier
Given the high-frequency nature of this device, Agilent's Advanced Design Sys-
tem (ADS) software was used to simulate the circuit and conrm its frequency
response. The circuit diagram for simulation is shown in Figure 4.12. The source
was set up to sweep from 100 MHz to 3 GHz and had an output impedance of 50
Ω. The output was measured across a 50 Ω load for a true representation of the
actual implementation.
Figure 4.12: Schematic of the wideband amplier in ADS
Figure 4.13 shows the amplitude and phase versus frequency for the ADS sim-
ulation. The amplitude, from Vin to Vout, remains above 34 dB and the phase
decreases linearly between 100 MHz and 1.5 GHz. Beyond 1.5 GHz the amplitude
decreases at a rate of approximately 7 dB per Gigahertz and the phase changes
polarity. This was the expected result given the information from the datasheet.
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Figure 4.13: Amplitude and phase plots of the wideband amplier
Figure 4.14 shows a Smith chart containing S11 and S21. S11 represents the
reection seen at the input and is a function of the input match and S21 represents
the signal at the output as a function of the input. S11 can only barely be seen
at the center of the Smith chart showing that the source is well matched to the
amplier's input. S21 is a spiral starting on the far right and tends towards the
center with an increase in frequency. This result is typical of an RF amplier in
that it has a large gain (far away from center), has a varying phase with frequency
(spiral nature) and tends to zero with an increase in frequency.
Figure 4.14: Smith chart of the wideband amplier
73
4.2. FAST-MODE INPUT CHAPTER 4. CIRCUIT DESIGN
4.2.3 Trigger Comparator
The second stage of the trigger input is a high-speed comparator and this is the
last component of the fast-mode signal chain before the FPGA, see Figure 4.15.
The comparator is responsible for comparing a trigger reference voltage, generated
by supporting electronics, to the signal obtained from the wideband amplier. The
resultant output is then fed to the FPGA where further action can be taken.
The LMH7220 comparator has a modest current consumption of 6.8 mA and
very fast rise and fall times of 0.6 ns. The LMH7220 also has an LVDS output
capable of switching a 3.25 mA current source, resulting in a 325 mV voltage swing
when using a 100 Ω termination resistance. The current-mode dierential output
has the advantage of low power consumption, regardless of switching rate, while
maintaining a high level of suppression for common-mode noise.
Figure 4.15: Schematic of the high-speed trigger comparator
The trigger voltage reference is generated by a 16-bit, ultra-low glitch DAC, al-
lowing for the reference to be changed on the y, see Figure 4.16. The DAC8560
boasts high accuracy (0.02 %) and temperature stability (2 ppm/◦C) and incorpo-
rates a 2.5 V internal reference that is enabled by default. Furthermore, the DAC
has a low-power SPI-compatible serial interface compatible with 3.3 - 5 V systems.
Because the FPGA's I/O pins operate at 2.5 V, a level translator was added between
the FPGA and the DAC. The 4-bit bidirectional TXB0104 voltage-level translator
is capable of automatically sensing push-pull CMOS logic data direction between
its two ports. It also oers very low power consumption (5 µA) and excellent ESD
protection (±15 kV).
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Figure 4.16: Schematic of the single channel 16-bit DAC
4.3 Standard-Mode Input
The silicon photomultiplier's standard-mode outputs contain the sensitive particle
information that is to be analyzed. Figure 4.17 shows the standard-mode input, sig-
nal conditioning and digitizing stages for each SiPM channel before being collected
and analyzed by the FPGA.
Figure 4.17: Diagram of the standard-mode signal chain
4.3.1 First Stage Amplier
The rst stage amplier has the delicate task of amplifying the single-ended input
by a programmable gain value and outputting the result on a dierential pair. The
LMH6882 programmable dierential amplier oers a variable gain over 6 - 28 dB
in 0.25 dB steps and is therefore used to accomplish this task.
The high-linearity, dual input LMH6882 has a bandwidth of 2.4 GHz and is
optimized for signal path applications up to 1 GHz. The AC-coupled inputs were
matched to 50 Ω, as shown in Figure 4.18, and zero ohm resistors were placed at
the output in case output impedance matching became an issue. The gain can be
controlled via an SPI-compatible serial interface allowing for automatic gain control
during regular operation.
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Figure 4.18: Schematic of the dual-channel programmable rst stage amplier
4.3.2 Second Stage Amplier
The second stage amplier uses TI's THS770006 to provide an additional xed
gain step along the standard-mode signal chain. THS770006 is a fully-dierential
amplier that is optimized for driving digitizers and provided +6 dB of gain across
a 2.4 GHz bandwidth. The device has a 100 Ω input impedance, and therefore does
not require placement of additional termination resistors. It also includes an enable
pin connected directly to the FPGA.
As before, two zero ohm resistors were placed at the output to account for po-
tential impedance mismatching caused by the subsequent passive component net-
work. The subsequent network contains a dierential bandpass lter to prevent
anti-aliasing during the sampling process and a re-biasing network to maintain the
signal within the linear region of the next stage's NMOS transistors.
Figure 4.19: Schematic of the xed-gain, fully dierential, second stage amplier
Given the relatively complex nature of the two amplication stages, the overall
circuit was simulated with TINA-TI to ensure the ampliers operated correctly
when connected, see Figure 4.20. A signal obtained from the SiPM breakout board
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was digitized and used as the input signal to the simulation and the output was
monitored at dierent stages of the circuit to ensure correct operation.
Figure 4.20: Schematic of the two amplier stages in TINA
The results of the simulation are shown in Figure 4.21. Note that the input
voltage (SiPM Out) is amplied from 39 mV to 418 mV at the output of the rst
amplier. This is a gain of 10.59 (20 dB), not 19.95 (26 dB) as expected. This
apparent loss of gain is caused by the impedance matching at the output of the
LMH6881 amplier. If the voltage is measured before the 50 Ω matching resistors,
the full 26 dB gain is seen.
The second stage output (Vths) shows a gain of two, as expected, and demon-
strates the same apparent gain loss when matched at the output (Vthm). The
bandpass lter further reduces the amplitude slightly (Vlt) but the re-biasing net-
work has no eect on the amplitude. Vdrs cannot be seen as it lies directly behind
the Vlt output.
Figure 4.21: Simulation results of the two amplier stages
4.3.3 Analog Memory
ADCs capable of sampling at a continuous rate of 1 - 5 GSPS, producing an output
rate of 14 - 70 Gbit/s, are rare, complex, expensive and power hungry. Therefore,
to achieve these GSa/s sampling rates, an SCA is used to temporarily store analog
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Figure 4.22: Schematic of the DRS4 switch capacitor array
samples of the signal which are later read out with a 14-bit ADC at a signicantly
slower rate, see Figure 4.22.
The DRS4 9-channel switched capacitor array oers sampling speeds ranging
from 700 MSPS to 5 GSPS. It contains 9 sets of 1024 storage cells (150 fF capaci-
tors) which are activated through an FPGA-controlled write (DWRITE) and enable
(DENABLE) switch. The DRS4 consumes very little power (17.5 mW per channel
at 2 GSPS) and oers a high signal to noise ratio (69 dB). Detailed calculations
and explanations of the various inputs and outputs are documented in Appendix
C.5. The operational details for the DRS4 are discussed further in Chapter 6.
The DRS4 requires four digitally-adjustable analog voltages (BIAS, ROFS, O_-
OFS and DRS4_CM). These voltages are generated using TI's 16-bit, quad-channel,
ultra-low glitch DAC8565, see Figure 4.23. The DAC has an internal 2.5 V refer-
ence that is enabled by default and oers excellent initial accuracy (0.004 %) and
78
4.3. STANDARD-MODE INPUT CHAPTER 4. CIRCUIT DESIGN
temperature drift (2 ppm/◦C). Furthermore, the DAC consumes very little power
(1 mA at 5 V) and has a serial interface compatible with SPI that can operate at
data rates as high as 50 MHz.
The DAC8565 is congured to reset all DAC-channels to mid-scale when powered
up, ensuring that the DRS4 can operate optimally. The DAC requires two power
supplies, one for the analog output voltage and one for the digital I/O interface,
thereby negating the need for a level translator. Using the internal voltage reference,
the resultant output resolution was 38 µV with a full-scale voltage range of 0 to 2.5
V.
Although the DAC contains an internal rail-to-rail output buer, two of the
outputs require an additional dedicated buer to drive their respective loads. This
is achieved with a dual-output, low-noise opamp that oers a low-oset voltage, an
internal EMI lter and rail-to-rail operation.
Figure 4.23: Schematic of the four-channel DAC
4.3.4 Digitization
Once a trigger signal has been received, and the analog memory has been halted, the
analog samples are digitized via Linear Technology's 14-bit 65 MSPS dual ADC, see
Figure 4.24. The LTC2265-14 has a full power bandwidth of 800 MHz, an excellent
73.7 dB signal to noise ratio and a 90 dB spurious free dynamic range. Furthermore,
the dierential analog inputs and LVDS digital outputs ensure good signal integrity
and immunity from EMI. An SPI-compatible serial interface allows the ADC to
be congured for dierent power and readout modes, sampling frequencies, output
currents etc.
The LTC2265-14 has dierential analog inputs, and their common-mode voltages
are set by the corresponding VCMx outputs. Anti-aliasing ltering and re-biasing
is addressed in Appendix C.6. The FPGA is used to generate the required reference
clock for the ADC. Because the ADC's noise performance is strongly related to the
signal quality of the reference clock, the LVDS standard is used to drive the ADC's
clock input in dierentially encoded mode.
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The data outputs also make use of the dierential LVDS standard to transmit
data from the ADC to the FPGA. The output stage consists of a data clock (DCO),
data frame output (FR) and two channels of data (OUTx). The ADC is congured
to transmit data in 1-lane output mode with 14-bit serialization using the default
output current level of 3.5 mA. The outputs are discussed in more detail in Chapter
6.
Figure 4.24: Schematic of the dual-channel, 14-bit ADC
4.4 System-on-Chip
4.4.1 Trenz TE0720
The Trenz Electronic TE0720 is an industrial-grade system-on-chip (SoC) module
incorporating the Xilinx Zynq Z020 SoC. The module measures only 50 x 40 mm
and is rated to withstand temperatures ranging from -40 to 85◦C as well as high
shock and vibrational environments. In addition to the onboard SoC, the mod-
ule incorporates a host of additional features and peripherals, some of which are
mentioned below:
 1 GB of DDR3 SDRAM
 gigabit Ethernet
 4 GB of eMMC
 USB 2.0
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 high-eciency DC-DC power converters
 MEMS sensor (3D accelerometer and magnetometer)
Figure 4.25 shows a photograph of the device as well as a functional diagram. The
module has three high-speed hermaphroditic board-to-board connectors allowing
access to 152 FPGA I/O pins and 14 processor pins. Furthermore, the module
has four corner-located mounting holes to securely fasten the breakout board to
any carrier board. This module was mounted onto the custom board designed for
the readout electronics, providing the necessary processing power for the particle
detector.
(a) (b)
Figure 4.25: Photo (a) and functional diagram (b) of the Trenz TE0720 module[54]
4.4.2 Xilinx Zynq-7000
The TE0720 module is essentially a breakout board for Xilinx Zynq Z020 SoC. The
Zynq-7000 series SoCs are devices that contain both FPGA fabric and an ARM
dual-core Cortex-A9 MPCore processing system, implemented in 28 nm technology.
The powerful combination of the FPGA's parallelism and the dual-core processor's
high clock speeds and oating-point capabilities, results in a device that is both
scalable and exible. A more detailed overview of the TE0720, the Zynq SoC, as
well as a comparison between the dierent models, can be found in Appendix ??.
4.4.3 Power
The TE0720 has two power inputs called Vin and Vin 3.3 V. The rst input can
be powered from any voltage ranging from 3.3 - 5.5 V at a maximum current of
8 A. To optimize the power transfer across the connector, 5 V (close to the upper
voltage limit) is used to power the module. A lower voltage would require more
current for the same amount of power to be transferred, leading to more power loss
(Ploss = I
2R). The second input, as the name suggests, requires a regulated voltage
of 3.3 V with a maximum input current of 300 mA. The regulated 3.3 V supply is
generated by a permanently-enabled switch-mode regulator on the custom circuit
board.
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A voltage source has to be provided for the four FPGA I/O banks, accessible via
the TE0720's breakout connectors. Three of these banks, VCCIO_13, 33, and 35
are unmonitored by the system management controller and accept voltages in the
range of 1.2 to 3.3 V. VCCIO_34, however, is monitored and has to be powered at
all times with a voltage ranging from 1.5 to 3.3 V. Based on the constraints posed
by the readout electronics, all the FPGA banks are powered with 2.5 V by default,
however, the option for a 3.3 V power source for the banks is reserved with a DNP
resistor.
In addition to the module's inputs, it also has a few voltage outputs. The 1.8 V
and 3.3 V outputs are used to power peripherals solely related to the module such
as the MicroSD card, the JTAG programmer, reset buttons etc. The 1.8 V output
can source up to 1.5 A and the 3.3 V output up to 2 A.
4.4.4 System Management Controller
The System Management Controller (SMC) is implemented using a Lattice CPLD
on the TE0720 module and is responsible for power sequencing, reset generation
and initial conguration of the Zynq SoC. Although the SMC can be completely
reprogrammed for custom applications, most functionality is controlled through
user-accessible I/O pins connected to the CPLD.
4.4.4.1 EN1 Pin
The EN1 input pin controls the DC-DC converters onboard the TE0720 module
and contains an internal weak pull-up to power the module by default. A DNP
resistor was placed connecting the input to ground in case the DC-DC converters
were to be disabled during testing.
4.4.4.2 PGOOD Pin
The PGOOD pin is an open-drain output that is forced LOW until all the module's
power supplies were operating correctly. For a quick visual indication of power
status, an LED and current-limiting resistor were placed in series with this pin.
4.4.4.3 MODE Pin
The TE0720 supports two boot modes, namely Quad Serial Peripheral Interface
(QSPI) and SD Card mode. In QSPI mode, the Zynq loads the rst-stage bootloader
(FSBL) from the SPI ash and executes it, after which processor object code or
FPGA conguration is loaded. In SD Card mode, the QSPI is not used at all, and
the same procedure occurs, but originates from the SD Card instead. The MODE
input pin is able to select between these two modes by applying a logic LOW for
QSPI mode and a logic HIGH for SD Card mode. Since both these modes would
be tested, a selector switch was installed to allow the user easy access to both boot
modes.
4.4.4.4 RESIN Pin
The RESIN pin is mapped directly to the Zynq processor's reset pin. The reset
input is active-low and is therefore pulled-up with an external resistor during regular
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operation. Additionally, a push button that grounded the pin when actuated was
added, giving the user a means of resetting the Zynq SoC at will.
4.4.4.5 NOSEQ Pin
The NOSEQ input pin controls the 1 V and 1.8 V power converters at boot up.
Depending on the application, the module can be booted with or without power
sequencing. The dual power supply (Vin = 5 V and Vin 3.3 V = 3.3 V) conguration
requires no sequencing and the NOSEQ pin is therefore pulled-up with an external
resistor. The pin has an internal weak pull-down that forces the converter to regular
sequencing mode once the external resistor is removed.
4.4.5 SD Card
A MicroSD card was added to the custom circuit board to allow the module to
boot from a larger operating system, such as Linux, which is not supported by
the onboard QSPI ash. The Zynq's SD card interface operates at 1.8 V and the
MicroSD card requires a 3.3 V interface. To bridge the dierent logic levels, a
TXS02612 SDIO voltage level translator is used which supports data rates up to
120 Mbps and incorporates latch-up and ESD protection. In addition to booting
from larger operating systems, the MicroSD card also acts as additional, non-volatile
storage.
4.4.6 JTAG Programming
Although the overall system will usually boot from QSPI or the SD card, the FPGA
and processor can also be initialized manually through a JTAG header placed on the
custom board. The header was designed to accommodate most JTAG programmers
but was only tested with the JTAG HS1 programming cable.
4.4.7 USB 2.0
An additional requirement posed by UCT's physics department was the option to
stream raw particle data from the detector to a computer. The TE0720 module
incorporates a USB3320 USB 2.0 transceiver from Microchip Technology which,
theoretically, only requires the addition of a USB connector. USB 2.0 oers data
transfer rates of up to 480 Mbit/s which is sucient for transferring 1024 data
points at a maximum rate of 33 kHz. Furthermore, the USB3320 supports full USB
On-The-Go (OTG) which allows the protocol to be dynamically congured as a
host or device.
In addition to the MicroUSB connector added to the custom PCB, a common-
mode choke and a load switch were included too. The common-mode choke is used
on the dierential data lines to prohibit noise from entering the circuit from the USB
lines. Certain USB devices, such as ash drives, require a powered USB connector,
hence the addition of a load switch that can provide USB power when necessary.
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4.4.8 GPIO Expansion
To provide sucient opportunity for expansion and additional features for future
developments, a small 12-pin breakout header was added to the custom board.
The header allows access to seven FPGA I/O pins as well as two processor pins.
Furthermore, access to the Zynq's VBATT pin and a ground reference was made
available. The VBATT pin provides backup power to the RTC chip on the TE0720
to retain state data when the main power is removed or lost.
4.4.9 UART-to-USB
The Zynq's UART protocol is used as a low-speed communication link between the
detector and a computer. This communication link had three main purposes:
1. Simple control of peripherals, allowing enabling and disabling of dierent as-
pects of the detector during testing.
2. General status monitoring of the detector such as particle event counts, oper-
ating temperature etc.
3. Simulating a preset space mission by selecting dierent mission modes and
monitoring the detector's performance.
The link was realized with a UART-to-USB converter (FTDI's FT232RQ) and a
small-footprint MicroUSB connector.
4.4.10 Board-to-Board Connectors
The custom board included three shielded Samtec Razor Beam LSHM connectors
to mate with the TE0720 module. The two parallel connectors contain 100 pins
each (two rows of 50) and the remaining perpendicular connector contained 60 pins
(two rows of 30). The overall mating height could be adjusted using ten dierent
options ranging from 5 to 12 mm. The default height of 8 mm was chosen by using
the corresponding identical connector at each location. The LSHM connectors were
ideal for the application having been rated for 100 G shock for 6 ms and 7.5 G of
random vibration for three hours in three axes.
4.4.11 LVDS
The vast majority of the FPGA I/O pins are used as LVDS inputs and outputs
to support all the data collection from the ADCs. The Zynq uses the LVDS_25
I/O standard which is capable of 1250 Mbits/s per LVDS pair and requires that
the relevant I/O banks are supplied with 2.5 V. Each dierential I/O block (set
of 2 I/O pins) contains an integrated current-mode dierential driver as well as an
optional termination resistor, see Figure 4.26[55].
Each dierential input pair, such as ADC1_P and ADC1_N, consists of two
transmission lines, matched to 50 Ω, and entered the FPGA at an I/O block. The
FPGA's internal 100 Ω termination resistor is used as it is much closer to the
dierential voltage comparator within the FPGA. If an external termination resistor
was used, the lines would still have to be routed to the board-to-board connectors
and then to the FPGA which could lead to a signicant reduction in signal integrity.
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The use of the internal termination requires that VCCIO be powered at 2.5 V,
setting the power requirements mentioned previously.
Similarly, for the output pairs, a 50 Ω transmission line started at the FPGA I/O
block and was routed to the relevant receiving device. External 100 Ω termination
resistors were placed as close to the receiving chips as possible when internal termi-
nation was not available. In no case was the FPGA's internal termination resistor
used for the LVDS outputs.




TraX Interconnect was chosen as the PCB fabrication house and Barracuda Hold-
ings as the assembly house. Both these companies have IPC-compliant facilities
and are located in Cape Town, South Africa. They were consulted with during the
PCB design and layout process for guidance and to determine their capabilities and
limitations.
5.1 PCB Substrate
A PCB's substrate is a critical design choice when dealing with high performance
circuitry. There are many dierent substrates available, varying in performance and
cost. Based on the particle detector's high-speed analog and digital circuitry, and
the intention to deploy the detector in a space environment, the following substrate
characteristics were desired:
 A low dielectric constant (DK) which results in faster signal propagation and
lower stray capacitance. Furthermore, DK should be constant with tempera-
ture variations to ensure consistent performance throughout the temperature
range on a spacecraft.
 A low dissipation factor (Df ) to minimize signal distortion and to preserve
signal integrity.
 An identical coecient of thermal expansion (CTE) if multiple substrates are
used for the stackup to avoid warping or other manufacturing defects.
 High thermal conductivity to assist in heat dissipation from circuitry to a heat-
dissipating structure. This is particularly important for a space application due
to the lack of convection cooling.
 Low moisture absorption to avoid outgassing when deployed in a space envi-
ronment which could lead to a signicant degradation in performance.
The standard substrates that TraX stock are FR4, Rogers 4003C, Mercurywave
9350, Aluminum Metal Core and Copper Metal Core. Although Rogers 4003C
stood out as the most suitable substrate, Mercurywave 9350 was chosen instead as
it oered similar performance but cost signicantly less.
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Mercurywave 9350 is a high thermal reliability, non-PTFE substrate that is
designed for use in high frequency, low loss systems. The relevant performance
parameters are as follows:
Dielectric Constant: 3.5 @ 10 GHz (Stripline)
Dissipation Factor: 0.004 @ 10 GHz (Stripline)
CTE (X and Y): 10-14 ppm/◦C (-40 to +125◦C)
Thermal Conductivity: 0.5 W/mK
Moisture Absorption: 0.15 wt. %
TraX stocks Mercurywave prepregs and cores in various thicknesses1. At the
time of fabrication, TraX had the following Mercurywave cores available, all sold in
305 x 457 mm sheets:
Core Thickness Copper Thickness
0.2 mm 17/17 µm
0.5 mm 35/35 µm
1.0 mm 35/35 µm
1.52 mm 35/35 µm





To support the sensitive, high-speed, digital and analog signals, as well as the high
current power lines, a custom six layer circuit board was designed. The rst step
in the design was dening the dierent copper layers and their primary purpose:
1. Top Signal Layer High speed analog signals for standard mode output
2. Top Ground Plane Supporting ground plane
3. Inner Power Plane High-current, power distribution plane
4. Inner Signal Layer Low-speed digital signal distribution
5. Bottom Ground Plane Supporting ground plane
6. Bottom Signal Layer High speed analog signals for triggering
The next step was choosing the substrate of the isolating material between the
copper layers. The initial plan was to use regular FR4 adjacent to the two inner cop-
per layers as these did not require a specialized high-speed substrate. By ensuring
that the stackup was symmetrical around the core layer, warping and mismatched
CTEs should not have been an issue. However, to increase manufacturing reliability
and due to no cost increase, Mercurywave was used throughout the stackup.
In addition to the aforementioned Mercurywave prepregs and cores, TraX also
stocks the following copper foil options available for custom stackups:
1Prepreg refers to the substrate only whereas a core consists of the substrate with bonded copper layers
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Copper Foil Description Old imperial name Eective thickness
17 micron ½ oz. 15 microns
35 micron 1 oz. 30 microns
70 micron 2 oz. 60 microns
105 micron 3 oz. 90 microns
Based on the available resources, the nal stackup for the nal PCB fabrication
is shown in Figure 5.1.
As the outer layers require specic dielectric and copper thicknesses for accurate
impedance matching, the center-most dielectric was used to set the overall circuit
board thickness above 1.2 mm for structural purposes. The available prepregs were
all too thin so the center-most dielectric was constructed out of 0.5 mm Mercury-
wave core, with the 35 µm copper layers removed, along with an additional 1080
prepreg on either side.
The four inner copper layers were then added by placing a 1 mm Mercurywave
core, which contained two copper layers, on either side of the center-most dielectric.
Before additional copper could be placed for the nal outer layers, a 2116 Mercury-
wave prepreg was added to each side of the stackup, followed by 17 µm copper foil
which was later plated to a thickness of 35 µm.
The nal pressed thickness was 1.194 mm which increased to 1.294 mm after
the additional plating, nishing and masking. A more detailed stackup report from
TraX can be found in Appendix F.
Figure 5.1: Final PCB stackup in Altium Designer
5.3 Finishing Processes
Once the layers were fabricated and bonded together, there were three additional
nishing processes which aided in the reliability and assembly of the circuit board:
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5.3.1 Surface Plating
Electroless Nickel/Immersion Gold (ENIG) was used to plate the copper to a thick-
ness of 35 µm using the Rohm and Haas process. ENIG was chosen because of its
excellent surface planarity which was critical because of the BGA and ne-pitch
QFN components used in the design. ENIG also oers a good oxidation resistance
and is inherently lead-free.
5.3.2 Soldermask
Regular matte, dark green soldermask was used on the top and bottom layers of
the circuit board to provide protection against oxidation and solder bridges dur-
ing assembly. The 25 µm soldermask coating thickness was accounted for in the
controlled impedance line calculations.
5.3.3 Silkscreen
Due to the high-density nature of the circuit board design, silkscreen was not used
to indicate component designators. However, standard white silkscreen was used to
mark component outlines and orientations to assist in the assembly process.
5.4 Final Design
The nal fabrication package consisted of the following les and documents:
 GERBER les - Vector image les used for circuit board fabrication
 Drill les - An Excellon format drill le used to guide CNC drilling and routing
machines
 Fabrication drawing - Species critical design features such as layer stack-up,
drill chart, dimensioned board outline etc.
 Assembly drawing - Species component orientation and location with desig-
nators
The nal PCB was designed in Altium Designer and can be seen in Figure 5.2 and
5.3. The board measured 69 mm x 100 mm and was approximately 1.3 mm thick.
All the design les can be found in Appendix F.
The costs for the PCB fabrication and assembly are itemized below:
Table 5.1: PCB fabrication and assembly costs
TraX, Barracuda and PSI provided the author with a student discount. TraX
and Barracuda were signicantly cheaper than many of their competitors, in some
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(a) (b)
Figure 5.2: 2D Image of the top (a) and bottom (b) of the PCB layout
cases by a factor of nearly 10. As an example, Sierra Circuits in California, U.S.
quoted approximately R 65,800.00 for fabrication and R 18,600.00 for assembly
(excluding component, testing and shipping costs).
5.5 3D Model
The fabrication, assembly and shipping was estimated to take 4 - 6 weeks during
which support rmware and hardware was to be developed. To ensure the PCB
would t and interface with the additional hardware, such as battery holders, FPGA
daughter boards etc., a model of the circuit board was 3D printed on an industrial-
grade Stratasys Dimension 1200es printer. The part was printed using ABSplus
material, with a layer thickness of 0.254 mm, and required soluble support material
to print the detailed components on both sides of the circuit board. The nal part
can be seen in Figure 5.4 and was a good representation of the actual assembled
circuit board.
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(a)
(b)
Figure 5.3: 3D model of the nal circuit board





Two sets of code had to be developed for the particle detector in Xilinx's software
suite, one for the FPGA and the other for the processor. The FPGA software was
developed in VHDL using Xilinx's Vivado Design Suite 2014.4 and the processor
software in C using Xilinx's Software Development Kit (SDK) 2014.4.
Figure 6.1 shows the process followed to obtain a platform that was able to boot
the processor from QSPI ash and automatically program the FPGA bitstream at
startup. The following sections describe the FPGA and processor code developed
to support the dierent aspects of the hardware.
Figure 6.1: Diagram of the Xilinx software development process
6.2 Register Sharing
Two registers are used to send and receive basic commands and status messages
between the FPGA and the processor. One register (gpio_in_tri_i) is used to
write data from the FPGA to the processor and the other (gpio_out_tri_o) to
write data from the processor to the FPGA. An AXI interface, with an AXI GPIO
core, is used to communicate between the two architectures, see Figure 6.2.
When connected to a computer, the UART-to-USB converter allows the proces-
sor to receive commands from a computer in the form of a text string. This text
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string can then be interpreted and relayed as a message via the gpio_out_tri_o
register. Similarly, information can be received from the FPGA via the gpio_in_-
tri_i register and relayed to a computer in human-readable form. As an example,
the DRS4's phase lock loop indicator (PLLLCK) is routed to the gpio_in_tri_i
register. The processor can read the value of this register and transmit it via the
UART-to-USB converter to a computer.
The FPGA achieves this communication by mapping dierent bits of the register
to general purpose inputs and outputs:
 Output: gpio_in_tri_i(1) <= PLLLCK
 Input: P18VEN <= gpio_out_tri_o(0)
The processor uses the XGpio library for reading from and writing to the two
registers with the following commands:
 Reading: XGpio_DiscreteRead(&xgpio, FPGA_Status_Reg)
 Writing: XGpio_DiscreteWrite(&xgpio, FPGA_Control_Reg, command_-
reg)
Figure 6.2: Diagram of the AXI Interface and GPIO Core
6.3 Power Supplies
Some of the power supplies have the option to be enabled/disabled from the FPGA
for power conservation purposes. During a ight mission these states would be
determined by the mission mode. For example, once data is collected for an experi-
ment the ampliers, SCA and ADCs can be disabled, saving a considerable amount
of power while the FPGA and processor does further data processing.
During bench testing, however, these power supplies are controlled from a com-
puter via the aforementioned register sharing mechanism. Text strings received
by the SoC's processor via UART are translated and used to set/clear bits in the
gpio_out_tri_o register. The FPGA has the following mapping for the register
to control the corresponding power supplies:
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P18VEN <= gpio_out_tri_o(0) // +1.8V Enable
P18VMD <= gpio_out_tri_o(1) // +1.8V Mode Control
BO_7 <= gpio_out_tri_o(2) // +2.5VA Enable
P25VDEN <= gpio_out_tri_o(3) // +2.5VD Enable
BO_5 <= gpio_out_tri_o(4) // +5V Enable
For example, if Enable +5 V is transmitted by a computer, the processor will
interpret the text string and change bit 4 of the gpio_out_tri_o to HIGH, thereby
enabling the +5 V power line. It can also be turned o by sending Disable +5 V.
6.4 Fast-Mode Input
The FPGA trigger system consists of two components, both of which are controlled
by the FPGA. Firstly, the DAC controlling the trigger's comparator reference volt-
age requires initialization as well as on-the-y trimming based on the mission mode.
Secondly, the nine LVDS trigger inputs have to be interpreted and used to control
the DRS4 readout process.
6.4.1 Trigger Reference
The trigger reference DAC (DAC8560) uses an SPI-compatible serial interface that
can operate at clock speeds of up to 30 MHz. This serial interface is implemented
in VHDL code on the FPGA and a visual representation is shown in Figure 6.3.
Figure 6.3: Instantiation of the SPI controller for the trigger reference
The controller has three inputs; a reset line, a clock line and a voltage selection
logic vector. The reset line allows for an immediate asynchronous reset of the SPI
controller including the SPI driver and the output selector. The 50 MHz input clock
line is used to generate a 2.5 MHz SPI clock (SCLK) through a divisor of 20.
In a nal ight-ready instantiation of the code, the voltage selection vector would
represent the 16-bit word to be used for the DAC output. However, for testing
purposes, only 2 bits are used to represent the output value, therefore constraining
the output to four options. This is achieved with a simple case statement which
uses two bits from the GPIO Core's gpio_out_tri_o register as follows:
WHEN "00" => trig_value <= 16384;
WHEN "01" => trig_value <= 32768;
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WHEN "10" => trig_value <= 49152;
WHEN "11" => trig_value <= 65535;
The statement is embedded in a process sensitive to the two gpio_out_tri_o
bits, thereby loading the new DAC value as soon as a change in the bits is detected.
The DAC is controlled with a single data input register and follows the format shown
below, assuming the internal reference is enabled by default and left unmodied:
Bit 16 and 17 control the operating mode of the device where 00 corresponds
to regular operation and the remaining options are dierent power-down modes.
Bits 0 - 15 represents the 16-bit value to be converted to an output voltage ranging
from 0 - 2.5 V.
The three controller outputs are connected to the FPGA's GPIO pins to com-
municate with the external DAC directly. A testbench was written to simulate the
trigger reference controller and the results are shown in Figure 6.4. The initializa-
tion takes places from 0 - 10 µs which sets the DAC to normal operation power
mode with an output of 1.25 V (midway). At 15 µs, the OUT_SELECT bits are
changed and the DAC updates the output to 2.5 V (max value) and remains in
regular power mode.
Figure 6.4: Simulation of the trigger reference initialization
6.4.2 Trigger Input
The detector contains nine fast-mode inputs, each representing a particle event
when triggered. The comparators making the trigger decision have LVDS outputs
which each contain two dierential lines that require a 100 Ω termination near or
in the FPGA.
Almost every pin pair on the Zynq can be used as a dierential receiver, with
only a few limited to single-ended applications. Moreover, the receivers can be
congured for the LVDS_25 I/O standard with an internal 100 Ω termination for
optimal signal integrity. Each input pair (TrigX_P and TrigX_N) is connected to
a dierential input buer (IBUFDS) to obtain a single-ended trigger signal within
the FPGA fabric.
The trigger signal has to notify the SCA when to stop sampling but, because the
trigger signal occurs at the beginning of the sampling process, an accurate delay
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had to be incorporated. This delay is generated within the FPGA by counting the
number of system clock rising edges since the asynchronous detection of the trigger
signal.
Asynchronous detection was implemented for the detection of the trigger signal
because in some cases, as seen at approximately 70 ns in Figure 6.5, the trigger
signal can be much shorter than a single clock cycle. This gure shows an example
of counting 15 rising edges which equates to 286 ns from when the trigger signal is
received from the fast input to when the DRS4 is signaled to stop sampling.
Figure 6.5: Simulation of the trigger delay process
6.5 Standard-Mode Input
6.5.1 First Stage Amplier
The standard-mode input has two amplication stages with the rst being a pro-
grammable dierential amplier. Through an SPI-compatible interface, operating
between 10 - 50 MHz, the gain can be adjusted between 6 - 26 dB in 0.25 dB
increments.
The controller for the rst-stage amplier requires initialization, as well as on-
the-y trimming to adjust the gain setpoint such that the full range of the digitizers
is used. The FPGA-based controller consists of three inputs and three outputs, see
Figure 6.6.
Figure 6.6: Instantiation of the SPI controller for the rst stage amplier
The inputs to the controller are very similar to that of the trigger reference
controller, with the only dierence being the length and purpose of the selection
vector. Instead of controlling an output voltage, the selection vector controls the
amplier's gain.
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The 16-bit SPI interface outputs were routed to each of the ve dual ampliers.
Although the ampliers are capable of operating at the input clock rate of 50 MHz,
the SPI clock (SCLK) was reduced to the minimum rate of 10 MHz to ensure
maximum signal integrity and reliability.
There are four data registers that need modication to initialize the device and
make on the y adjustments, namely power, channel and two gain registers, see
Figure 6.7.
Figure 6.7: Serial registers for the LMH6882 programmable dierential amplier
The power register is critical for the overall design as each amplier's power
consumption during regular operation was around 1 W. The ampliers are therefore
only congured to power-on, via the serial interface, when absolutely necessary. A
hex value of 0x00 is written to register 2 for regular operation and 0x3C is written
for power-down mode.
The 7-bit gain control register actually species attenuation which means that a
higher value corresponds to a smaller resultant gain. A hex value of 0x00 sets the
gain to 26 dB and a value of 0x7F to 6 dB. The formula for the resultant gain is
shown in Table 6 of Figure 6.7.
The dual-channel amplier can adjust the gain of each channel individually or
jointly. If the sync bit of register 5 is set, the gain indicated by register 3 will be
loaded for both channels simultaneously. Alternatively, if the sync bit is cleared, the
corresponding Load x bits are used to load the gain value for the relevant channel.
During initialization, the device is set to power-down mode, loaded with the min-
imum gains and set to load simultaneously. This process, as well as any subsequent
updates, requires four 16-bit serial transmissions. As with the trigger reference, an
update process is triggered by a change in the input vector. A ight-ready instan-
tiation of the code would incorporate many dierent options, therefore requiring a
16 - 18 bit long vector, but for testing purposes only 3 bits from the GPIO Core's
gpio_out_tri_o register were used to select between dierent modes and gains.
The ve primary options tested were as follows:
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WHEN "000" => Power-Down Mode
WHEN "001" => Gain = 25%
WHEN "010" => Gain = 50%
WHEN "011" => Gain = 75%
WHEN "100" => Gain = 100%
A testbench was written to simulate the controller's operation during initializa-
tion and a subsequent update to power up the device and set the gain to 50%, see
Figure 6.8. The initialization took place from 0 - 115 µs and the update from 150
- 265 µs.
Figure 6.8: Simulation of the rst stage amplication SPI controller
6.5.2 Second Stage Amplier
The second stage amplier provides a xed 6 dB (factor of 2) of gain. Although
not programmable, all nine of the second stage ampliers can be enabled/disabled
via a single line connected to the FPGA. Just as the rst stage ampliers would
be controlled by the mission mode, so would the second ampliers. For testing
purposes, however, the enable line was connected to the shared register to allow
user control of the ampliers' power states:
BO_8 <= gpio_out_tri_o(5) // Second Amplier Enable
6.6 DRS4
The Domino Ring Sampler v4 (DRS4), is a switched capacitor array (SCA) capable
of sampling 9 independent analog waveforms at a rate of 700 MSPS to 6 GSPS.
Each channel contains 1024 sampling cells that can be read out and digitized via a
shift register at 33 MSPS. The following section describes the operation of the SCA
and how it is coupled with the external digitizer.
6.6.1 DRS4 Serial Controller
The DRS4 has four analog input control voltages that are set via an external 16-
bit, quad-output DAC. Each of the DAC's outputs can be individually adjusted
from 0 to 2.5 V, in 38 µV increments. The four analog voltages set the DRS4's
input common-mode voltage (DRS4_CM), the read oset voltage input (ROFS),
the output oset voltage (O_OFS) and the bias voltage for the internal buers
(BIAS). The details for each of these inputs can be found in Appendix C.5.
When using the DAC's internal voltage reference, its outputs are controlled with
a single 24-bit register, via an SPI-compatible serial interface, as shown below:
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The LDx bits determine when the outputs are updated and, to maintain inde-
pendence, each output is chosen to update immediately once written to, without
aecting the other outputs (LD1 = 0, LD0 = 1). The nal control bit, PD0, sets
the devices power mode. During particle detection the device is enabled (PD0 = 0)
and disabled (PD0 = 1), along with the DRS4 and ADCs, once particle detection
is complete.
A simulation of the DAC initialization during testing is shown in Figure 6.9. As
this was a test case, the outputs were set to test the full-scale range of the device.
Consequently, the four SPI transactions set the buers for channel A to 0 V (0 %
FSR), channel B to 0.83 V (33 %), channel C to 1.66 V (66 %) and channel D to
2.5 V (100 %). After each of the four SPI transactions, the corresponding channel's
output was updated immediately.
Figure 6.9: Simulation of the DRS4's DAC initialization
6.6.2 DRS4 Data Interface
The DRS4's data interface has to control the sampling process at the SCA's input
and the analog output for further digitization. With the SCA's maximum analog
sampling rate of 6 GSPS and the ADC digitization 14-bit word length, particle data
could eectively be collected at a rate of 84 Gbit/s per channel. Therefore, using all
9-channels, the maximum eective input data rate is around 756 Gbit/s. Although
the particle detector could only collect data in 1024-sample bursts, this impressive
data input rate was possible primarily due to the DRS4 SCA and the time domain
advantages it provides.
6.6.2.1 Sampling Process
The Domino Ring name originates from the on-chip inverter chain generating a
frequency as high as 6 GHz, called the domino wave circuit. This domino wave runs
continuously, propagating through the SCA, and produces a write signal for each of
the sampling cells sequentially, allowing for the Gigahertz-level sample rates. The
wave can be started by setting the DENABLE signal HIGH. For a sample to be
stored in the storage cells, two conditions must be met: the domino wave must
provide a HIGH signal and an external DWRITE signal must be set HIGH, see
Figure 6.10.
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Figure 6.10: DRS4 sampling cell architecture[56]
Devices that oer high sampling frequencies (> 1 GSPS) usually require complex
clock generation and distribution. To avoid this, the DRS4 incorporates an internal
PLL that multiplies the input frequency to the desired sampling rate. The internal
PLL contains a PLLLCK output that goes HIGH once the PLL has settled and
locked on the frequency, indicating that the device is ready for sampling.
To generate an internal frequency of 2.048 GHz, a reference clock of 1 MHz is
provided to the DRS4 SCA. This reference clock is generated by the FPGA by
dividing its internal 50 MHz clock by 50 and driving the DRS4's LVDS lines with a
dierential output buer. Despite the clock being less complex at 1 MHz, care was
still taken with the generation and distribution as the input clock's jitter directly
aects the sampling jitter.
The DRS4 has two modes of sampling, controlled with the DMODE signal.
When DMODE is LOW, the domino wave only propagates through the sampling
cells once and then stops. Subsequent propagation requires that DENABLE be
toggled briey which, unfortunately, induces some delay caused by the internal
PLL having to re-lock. When DMODE is HIGH, the wave propagates indenitely
and the sampling process is controlled with the DWRITE signal only. Although
the latter mode consumes marginally more power, it is used to avoid the startup
delays.
It is important to note that the DENABLE and DWRITE signals have to be
kept LOW until the power-supply voltages stabilize to avoid the DRS4 entering
a mode in which it draws large amounts of current. Although the FPGA could
be set to use an internal pull-down, the I/O pins contain a default pull-up during
the startup phase. Therefore, to avoid this undesirable current mode, external
pull-down resistors were added.
6.6.2.2 Full Readout Mode
Once a trigger signal has been obtained via the FPGA, the sampling process is
stopped and the readout process begins. The readout process uses a read shift
register to clock out the content of the sampling cells to individual outputs. This
process is carefully coordinated with the attached ADC to ensure eective digitiza-
tion. It is also possible to read out only a portion of the waveform, rather than all
1024 sampling cells, thereby reducing the digitization time.
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The DRS4 contains four conguration registers, accessible via a 4-bit selection
register (A3 - A0). The selection register controls the input decoder and output
multiplexer of the conguration registers, see Figure 6.11. In addition to controlling
the conguration registers, the 4-bit selection register is also used to select dierent
channels and modes.
Figure 6.11: Diagram of the four conguration registers and their access mechanism[56]
To initialize the Read Shift Register, a 1 is clocked into the rst register. This is
achieved through selecting the Read Shift Register, by setting A = 1011, and issuing
1024 SRCLK cycles during the last of which SRIN is set HIGH. At this stage, the
output reects the contents of the rst cell, see Figure 6.12a. To complete a full-
readout of the cells, another 1023 SRCLK clock cycles have to be issued where each
clock produced the next sample at the output. One additional clock cycle has to be
issued to wrap the read bit from the last cell back to the rst cell, see Figure 6.12b.
(a)
(b)
Figure 6.12: Simulation of the DRS4 initialization (a) and full readout (b)
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6.6.2.3 Readout Clock Generation
Although the DRS4's readout clock, SRCLK, supports a maximum output rate
of 40 MSPS, a rate of 33 MSPS was chosen for regular operation because the
DRS4's datasheet specied this value for optimal performance. The quality of the
clock signal strongly aects the DRS4 and subsequent ADCs' noise performance.
Therefore, the Zynq's dedicated MMCME2 clocking primitive is used to generate a
low-jitter, high-quality clock signal.
The MMCME2 primitive supports clock network deskew, frequency synthesis
and jitter reduction. In order to make use of these features, however, the internal
voltage controlled oscillator (VCO) had to conform to the following constraints:




600MHz ≤ FV CO < 1200MHz
where M corresponds to the CLKFBOUT_MULT_F setting and D to the DI-
VCLK_DIVIDE.
When the clock primitive is used for frequency synthesis, the output frequency




where O corresponds to the CLKOUT_DIVIDE setting.
Using an input clock of 50 MHz and CLKFBOUT_MULT_F => 33.000, DIV-
CLK_DIVIDE => 2 and CLKOUT_DIVIDE => 25.000, the resultant FV CO was
825 MHz and FOUT = 33 MHz. This provided the exact frequency required to drive
the sampling process and the frequency of the voltage controlled oscillator was well
within its limits.
During the readout process, the DRS4 outputs analog samples which the ADC
has to digitize. Precise synchronization between the two devices is required to
ensure that the analog samples are digitized at the right moment. With reference
to Figure 6.13, the time from the rising edge of SRCLK to the time the analog
sample begins to appear at the output, t0, is approximately 10 ns. At this stage the
analog sample requires additional time to settle at the output. The optimal time,
ts, before sampling the analog output from the corresponding rising edge is 38 ns.
Based on a 33 MSPS output rate, and a delay of 38 ns, the ADC digitization
clock has to be oset by 455.04 degrees. As the oset is greater than 360 degrees,
and therefore greater than one clock cycle, an equivalent oset of 95.04 degrees
is used. To demonstrate this, consider that the rising edge, labeled 1' in Figure
6.13, corresponds to sample 1, s1, but is only digitized 38 ns later which is halfway
through the subsequent clock cycle's rising edge. The timing mechanism had to be
accurate enough such that the sample could be digitized as long after it appeared
at the output as possible but before the next sample appeared.
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Figure 6.13: Timing diagram for the ADC sampling process[56]
The ADC clock is generated by the same MMCME2 primitive used for the SR-
CLK clock, with the above-mentioned phase shift. One constraint for the phase
shift, imposed by the clock primitive, is that it has to be a multiple of 45 / CLK-
OUT1_DIVIDE. With CLKOUT1_DIVIDE set to 25, the phase shift had to be a
multiple of 1.8, allowing the closest match of 95.4 degrees.
Finally, to lower the skew and duty cycle distortion and to improve the jitter
tolerance, a global buer primitive (BUFG) was added to the output of the MM-
CME2 clock generator. The buer then drove six dierential LVDS output clock
drivers (OBUFDS), one for the DRS4 and ve for the ADCs.
6.6.2.4 Transparent Mode
To test the overall design, the DRS4 was placed in transparent mode for initial
testing by setting A = 1010. In this mode, the signal at the input of the DRS4 is
immediately available at its output. Although this mode does not provide any speed
advantages, it allows for digitization of the signal at the maximum conversion speed
of the external ADC. The data could then be validated to ensure all the biasing,
common-mode adjustments etc. were working as expected. The transparent mode
also allowed for triggering and post-trigger digitization, allowing for more FPGA
code validation.
6.7 ADC System
The overall function of the FPGA-based ADC system controller is to initialize and
set up the ve dual-channel ADCs and read in the digitized data. The ADC system
consists of two components; an SPI controller for initialization and a high-speed
data interface.
6.7.1 ADC Serial Controller
The LTC2265-14 uses a 16-bit, SPI-compatible serial interface for initialization that
can operate at speeds of up to 25 MHz. Once the initialization process is complete,
the ADCs do not need any further instruction unless the system is reset.
The initialization process is concerned with the four registers, shown below:
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Figure 6.14: List of primary ADC registers[57]
The format and power-down register is used to set the power state of the ADCs
as well as the output data format. There is no need to control the power state of
the two channels individually and they are therefore set to either normal (000) or
sleep (1xx) mode. Furthermore, the data format was set to oset binary for initial
testing.
For the output mode register, the default settings are used for the LVDS output
current (3.5 mA) and internal termination (disabled). More importantly, however,
the ADC is congured for 1-lane, 14-bit serialization by setting the OUTMODE
bits to 101, see Figure 6.15.
The choice of 1-lane mode was driven by the number of FPGA pins available.
With ve dual-channel ADCs, 1-lane mode required 20 dierential lines (40 I/Os)
whereas 2-lane mode would require 30 dierential lines (60 I/Os). Given the limited
number of FPGA I/O pins accessible via the board-to-board connectors, and that
the trigger signals already occupied 18 of those, 1-lane mode was the only feasible
option.
Furthermore, as FPGAs are not governed by multiples of bytes, the most ecient
way to transfer the 14-bit data value was with 14-bit serialization. The alternative
option was using 16-bit serialization which contained the same 14-bit value with
two extra zeroes appended, resulting in an unnecessary increase in data rate for the
same amount of resultant data.
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Figure 6.15: Example of 1 lane, 14-bit mode at the ADC output[57]
Thus far, these settings could have been achieved using the simple parallel pro-
gramming mode, negating the need for serial initialization. However, parallel pro-
gramming mode was unable to provide a digital output test pattern, required to
align the bits in the FPGA. To enable and setup a custom test pattern, the test
pattern MSB and LSB registers were modied. Bits 0 - 5 of register A3 set the
test pattern's MSB (101101) and bits 0-7 of register A4 the LSB (10110111). Bit 7
of register A3 was set to enable the test pattern (and to start the FPGA training)
and cleared to revert back to real data. The training, or bit alignment process, is
discussed in more detail in the next subsection.
Once the FPGA is trained to accept aligned data from the ADC, the SPI interface
is not used until the system is reset. Figure 6.16 shows a simulation of the ADC's
SPI interface during initialization.
Figure 6.16: Simulation of the ADC SPI controller initialization
6.7.2 ADC Data Interface
6.7.2.1 ADC Clock Input
The ADC's output clock sets the rate at which data is digitized, and starts a
conversion on every rising edge. This output clock is generated and controlled by
the DRS4 Data Interface due to the tight coupling and synchronization between
the two devices. The frequency of the clock is set to 33 MHz to obtain optimal
performance from the DRS4. This rate, by design, falls perfectly within the ADC's
frequency range of 5 to 65 MSPS.
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6.7.2.2 ADC Data Outputs
Using the ADC in 1-lane, 14-bit serialization mode, shown in Figure 6.15, each of
the ve ADC data interfaces consists of two sets of dierential data outputs (ADC1
and ADC2), a dierential clock output (DCO) and a dierential frame output (FR).
Based on a 33 MSPS sampling rate (fS), the frequency of the dierent outputs are
as follows:
Data Output (ADCx) 14fS = 462 MHz
Clock Output (DCO) 7fS = 231 MHz
Frame Output (FR) fS = 33 MHz
These input data rates are well within the FPGA's I/O speed limitations which
range between 950 and 1250 MB/s, depending on the Zynq's speed grade.
6.7.2.3 FPGA Data Inputs
All the ADC data outputs are read as LVDS inputs with internal termination in
the Zynq's high-range (HR) I/O banks. Before the signals are routed to their
deserialization and bit alignment processes, dierential buer primitives are used
to support the LVDS_25 I/O standard as well as the internal termination.
The ADCx data inputs are passed through an IBUFDS primitive that uses com-
plimentary outputs (IBUFDS_DIFF_OUT). The requirement for the dierential
output are imposed by the subsequent deserialization process. Similarly, each of
the ADC clock inputs (DCO) are passed through an IBUFDS primitive, but the
subsequent bit alignment process does not require dierential outputs. The ADC
frame inputs (FR) initially used the IBUFDS_DIFF_OUT primitive for buering
but the signal was later completely removed for reasons discussed next.
6.7.2.4 SERDES
The original deserialization technique was achieved through rst principles, as
shown in Figure 6.17, and used the ADC data, clock and frame lines.
The deserialization began with a DDR block that clocked out the value of the
data line at either the rising or falling edge of the clock. The outputs of the DDR
block were then fed to two chains of ip-ops (one associated with the rising-edge
and the other with the falling edge) that moved the data bit down the chain on
each new clock cycle. The output of the DDR block and all the subsequent ip-ops
were fed into the nal 14-bit output register, resulting in a deserialized word that
was clocked out with the ADC frame line.
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Figure 6.17: Original deserialization technique used for the ADC data
This method was shown to work and the relevant VHDL code is included in the
suite of software. However, there was a more ecient method that was discovered
later which reduced the resource utilization and maintained good performance:
Each I/O tile 1 contains dedicated hardware resources that add functionality,
such as double-data rate operation and programmable input delays, without using
any additional FPGA resources. Most importantly, however, one such function is a
dedicated serial-to-parallel converter (ISERDESE2) with specic clocking and logic
resources that can facilitate the implementation of high-speed source-synchronous
applications, see Figure 6.18.
The ISERDESE2 module supports DDR-mode signals and, when two I/O tiles
are combined, 10- or 14-bit wide words can be deserialized. The module also includes
a built-in bitslip submodule that allows for the input data stream to be reordered.
This reordering process can be used to train the ISERDESE2 module to lock onto
a training pattern output by the ADC.
For 14-bit serialization, two ISERDESE2 modules are used, congured in DDR-
mode with a data-width of 14. The interface type is set to Networking which is
the only option that allows the desired data width. A re-aligned dierential ADC
clock is used to drive the module's complementary clock inputs (CLK and CLKB).
Similarly, a re-aligned. single-ended ADC frame clock is used to drive the module's
divided clock input (CLKDIV). The re-alignment aspect is discussed in the next
subsection.
The rst ISERDESE2 module is congured as the master and uses the positive-
end of the dierential ADC data lines as the serial data input. The module's
outputs, Q1-Q8, represent the rst 8 bits of the deserialized word. The second
module is congured as the slave and uses the negative-end of the dierential ADC
data lines as the serial data input. The slave module's outputs Q3-Q8 represent the
remaining 6 bits of the serialized word. For the two modules to work in unison, the
master module has two shift register outputs connected to the slave module.
1An I/O tile is an individual block associated with each I/O pin, containing dedicated hardware resources
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Figure 6.18: Diagram of the ISERDESE2 module embedded in each Zynq I/O tile[55]
Finally, the bitslip inputs are controlled by an external process which re-orders
the input data stream. This process is described in an upcoming subsection.
6.7.2.5 Clock Realignment
The ISERDESE2 module requires that the ADC bit (DCO) be realigned such that it
is 90◦ out-of-phase with the ADC data (ADCx) and frame clock (FR). Furthermore,
instead of trying to realign the frame clock with bit clock using picosecond-level
delay taps, the frame clock is regenerated from the realigned bit clock instead. The
following methodology was originally described in Xilinx's XAPP524 application
note[58].
Figure 6.19 shows a functional diagram of the clock realignment process. The
ADC bit clock (DCO) is rst fed through a IDELAYE2 block set to variable mode
and is controlled by the bit clock state machine. Using an internally generated clock
reference of 200 MHz, the IDELAYE2 block has 32 taps of 78 ps each. Subsequently,
the new reconstructed bit clock (BitClock) is realized with an IBUFIO primitive
and the new frame clock (FrameClock) with a BUFR primitive that implements a
divisor of 7. The resultant BitClock is therefore simply a delayed version of the
original DCO signal.
The DCO input is also applied to the D input of an ISERDESE2 module, located
in the same I/O tile as the IDELAYE2 primitive. The new bit and frame clock is
routed to the module's CLK and CLKDIV inputs respectively. This implementation
results in the DCO signal registering itself in the ISERDESE2 module using a
delayed version of itself, allowing the position of the rising and falling edges of the
DCO signal to be determined.
There are three ISERDESE2 output cases that are addressed to align the input
DCO clock to the newly generated bitclock, namely:
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Figure 6.19: Functional overview of the clock realignment[58]
1. The output contains seemingly random data and changes on every clock cycle.
2. The output is all '1's
3. The output is all '0's
The rst case occurs when the two clocks are already phase-aligned and the random
nature is caused by the clock jitter in the crossover region. Although phase-aligned,
it is still unclear if the new bit clock is aligned to the input clock's rising or falling
edge. To determine the clock edge the IDELAYE2 delay tap is temporarily de-
creased. A change in the ISERDESE2 output to all '1's indicates that the new
bit clock's rising edge is aligned to the original clock's falling edge. Conversely, a
change to all '0's indicates that the new bit clock's rising edge is aligned to the
original clock's rising edge.
The second case occurs when the rising edge of the bit clock corresponds to the
LOW region of the original clock. By reducing the IDELAYE2 delay tap until the
ISERDESE2 output becomes unstable, or all '0's, the bit clock is aligned to the
original clock's rising edge.
The third, and nal, case occurs when the rising edge of the bit clock corresponds
to the HIGH region of the original clock. By reducing the IDELAYE2 delay tap
until the ISERDESE2 output becomes unstable, or all '1's, the bit clock is aligned
to the original clock's falling edge.
To implement this process, the output of the ISERDESE2 module is fed into a
bit clock state machine which, in turn, alters the magnitude of the delay employed
by the IDELAYE2 module.
6.7.2.6 Bitslipping
The bitslip process is quite a lot simpler that the clock realignment due to the
functionality provided by the Zynq's hardware resources. Instead of relying on the
frame signal from the ADC being perfectly aligned with the data after the PCB
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routing, FPGA fabric routing and buering, the ISERDESE2's bitslip submodule
is used. The submodule assumes that data is being collected from the ADCs, via
the ISERDESE2 module, and allows an incorrect, or non-existent, frame reference.
A rising-edge on the bitslip slip (an input on the ISERDESE2 module) triggers
a bitslip operation, synchronous to the re-aligned frame clock (CLKDIV). A bitslip
operation eectively results in the output word shifting in a barrel-shifter manner.
In DDR-mode this is achieved by alternating the output pattern by shifting right
by one and shifting left by three.
A custom bitslip process was written which monitored the ISERDESE2 module's
14-bit output word and compared it to a training pattern generated by the ADC.
At start up, the ADC is congured to output a 14-bit, non-ambiguous training
pattern (10110110110111) for this purpose. The bitslip process compares the two
values and asserts a bitslip command to the ISERDESE2 module until the values
match. At this time the bitslip process's job is complete and the ADC returns to
regular sampling mode.
6.7.2.7 Simulation
Figure 6.20 shows a simulation of the overall ADC data interface. The ADC input
data (Di_Data) is shown along with the reconstructed bit and frame clocks. The
bitslip lock indicator, Bitslip Lock, is also shown and goes HIGH at approximately
2,035 ns showing that the ADC input data has been correctly re-ordered.
Figure 6.20: Simulation of data interface and bitslipping
6.8 Memory Controller
The data collected by the FPGA, from the ADC, has to undergo low-level processing
after which it can be transferred to the processing system for higher-level processing.
In order to share the information between the FPGA and processor, the data is
stored in RAM accessible by both technologies.
6.8.1 FPGA Data Writing
A VHDL process was written to store data directly to block RAM (BRAM) after
low-level processing. The BRAM generator interface consists of an enable line, an
address register, a data register and a clock signal. It is congured as True Dual
Port RAM which allows multi-processor storage and uses the default 32-bit read
and write data widths. Furthermore, the data depth is set to the minimum setting
of 2048 for each channel which only uses 2 of the 140 36 KB BRAMs available.
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The storage process begins by waiting for the bitslip indicator to signal that
the subsequent data is valid and correctly organized. The ISERDESE2's output
is routed to the BRAM data register and the re-aligned bit clock to the BRAM's
clock signal. To start writing to the RAM, the enable line is brought HIGH and
an address, starting at 0 and ending at 1023, is fed to the BRAM. This process is
repeated for every new particle event.
During bench testing, the process was modied to a single-shot mode where
a user could issue a command to collect and store a single 1024-bit sample for
debugging purposes.
6.8.2 Processor Data Reading
Unlike the FPGA, the processor cannot communicate with the BRAM directly and
therefore requires an AXI Interconnect. Furthermore, an AXI BRAM controller is
used to handle the clocking and communication protocol between the processor and
the BRAM itself, see Figure 6.21.
The BRAM Controller uses the AXI4 Protocol with a default 32-bit data width.
In addition to providing an AXI-to-BRAM interface, the controller also provides
ECC functionality which allows the AXI master to detect and correct single and
double bit errors in the BRAM block. Once implemented, the processor can access
the data as if the BRAM was an internal register.
Figure 6.21: Diagram of the block memory generator IP
6.8.3 Simulation
Figure 6.22 shows a simulation of the data storage process in the FPGA when used
in debug mode. Once the memory request is received from the user at 4.5 µs, and
the bitslip indicator is HIGH, data is stored sample-by-sample until all 1024 14-bit
values have been stored (for each channel).
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Figure 6.22: Simulation of the ADC sample storage process
6.9 System on Chip
6.9.1 Processing System
The Xilinx Zynq XC7Z020's processing system is used as a standalone, low-level
processor that provides functions such as caches, interrupts and exception as well as
features such as external I/Os and hardware peripherals. Figure 6.23 shows a block
diagram of the Zynq processing system implemented within the Vivado toolset.
The block contains all the processor's conguration data such as clocking resources,
xed I/O mapping, peripherals etc.
Once the bitstream hasz been generated in Xilinx, the hardware les were ex-
ported to SDK where a board support package was created. This board support
package was then used to further develop basic C code which was later compiled
with the arm-xilinx-eabi-gcc compiler.
Figure 6.23: Block diagram of the ZYNQ7 processing system implemented in Vivado
6.9.2 UART
Although the nal particle detector only requires one hardware UART instantia-
tion, both the UART0 and UART1 peripherals were enabled. This decision was
motivated by the custom particle detector board using UART1 and the original
development board using UART0. By enabling both, the Trenz TE0720 daughter
board could be plugged into either carrier board and still provide a UART inter-
face. Both UART peripherals were congured to operate at a baud rate of 115200.
UART0 utilized MIO pins 14 and 15 and UART1 pins 12 and 13.
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6.9.3 AXI Master
The Advanced eXtensible Interface (AXI) protocol is part of ARM Advanced Micro-
controller Bus Architecture (AMBA) and provides a high-speed, high performance
interconnect between the FPGA and processor. The general purpose AXI master
interface 0 (M AXI GP0 interface) was enabled on the Zynq's processing system,
thereby allowing the interconnection of the aforementioned AXI BRAM and GPIO
Controllers.
6.9.4 Booting
The SoC was congured as a low-level standalone processor and therefore did not
require booting from an SD card. Consequently, the processing system was con-
gured to boot from Quad SPI ash which required MIO pins 1 - 6 for the single
speed SPI connection and pin 8 for the feedback clock.
From within SDK, a boot image (BOOT.bin) was created that contained the
the FPGA bitstream, the rst stage bootloader (FSBL) and the standalone pro-
cessor code. The boot image ensured that when powered up, the bitstream was
programmed onto the FPGA and the processor executed the relevant C code.
6.9.5 Clocking
Ciiva's SIT8008AI SiTime MEMS oscillator was used to generated a 33.333333 MHz
clock reference. The oscillator has a stability of ±50 ppm and feeds the processor's
PS_CLK clock pin. From this input, two internal PLLs are used to generate the
operational clocks for the processor and FPGA. The rst PLL is used to multiply
the reference clock by 20 to generate a clock of 666.6 MHz for the ARM processor
and AXI interface.
The second PLL is used to generated three fabric clocks for the FPGA:
1. FCLK_CLK0 => 50 MHz
2. FCLK_CLK1 => 100 MHz
3. FCLK_CLK2 => 200 MHz
Three clocks are necessary to support all the VHDL code discussed previously,




7.1 SiPM Sensor Testing
7.1.1 Testing Environment
All PCB assembly and rework conformed to IPC's J-STD-001ES, and more speci-
cally to Class 3 standards and the space addendum. Furthermore, all necessary ESD
precautions were taken during assembly, rework and testing to conform to QS.0026
& ANSI S20.20 standards. This constrained all work to moderate room temper-
atures and a relative humidity between 30 - 70 %. When the humidity dropped
below 30 %, an air ionizer was used to mitigate triboelectric charging issues.
All the equipment used during testing had been calibrated and their descriptions
and model numbers are listed below:
Table 7.1: List of testing equipment
Description Brand Model
Triple-output 30 V, 5 A DC power supply BK Precision 1671A
6½ Digit, Truevolt digital multimeter Keysight 34460A
1 GHz, 5 GSPS, Mixed signal oscilloscope Tektronix MSO 4104B-L
1.5 GHz Single-ended, active probe Tektronix TAP1500
1.0 GHz Single-ended, passive probe Tektronix TPP1000
20 MHz Function/arbitrary waveform generator Keysight 33220A
2 GHz Analog RF signal generator Keysight E4420B
7.1.2 SiPM Power Supply
7.1.2.1 Visual Inspection
The simple digitally-adjustable SiPM power supply, as well as the fully-integrated
version, were both received as bare circuit boards from the PCB fabrication house.
Before assembly began, the bare boards were inspected under a microscope to check
for any defects. Once assembled, the boards were inspected again for any potential
problems such as solder bridges, misaligned components etc.
Figure 7.1 shows images of the simple and fully-integrated circuit boards after
assembly. Both boards passed the initial inspection without any concern.
114
7.1. SIPM SENSOR TESTING CHAPTER 7. RESULTS
(a) (b)
Figure 7.1: Image of the simple (a) and integrated (b) SiPM power supply and the output display
(c)
7.1.2.2 Test Procedure
Both of the SiPM power supplies used the same voltage generation and regulation
components and therefore only one was thoroughly tested and documented. The
test procedure began by powering the supply with 5 V and taking the ENABLE
line HIGH. Once powered, the following procedure was followed:
Table 7.2: Test procedure for SiPM power supply
# Procedure Result Expected Min Max
1 Measure LT3579 output voltage 32.05 V 32 V 31 V 33 V
2 Measure FAULT output 5.02 V 5.00 V 4.95 V 5.05 V
3 Measure TPS7A33 output 22.38 V 22.40 V 22.00 V 22.50 V
4 Run voltage prole script See note below
5 Measure TPS7A33 output See note below
6 Bring ENABLE line LOW -
7 Measure LT3579 output voltage 0 V 0 V
8 Measure TPS7A33 output 0 V 0 V
The SiPM power supply performed as expected without any issues. Figure 7.2
shows an example output message on the SiPM's OLED display indicating the
output voltage, the voltage regulator's temperature and the status of the supply.
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Figure 7.2: Image of the OLED display during the test procedure
Note: A script called SiPM_Supply_Tester.ino stepped through the full range
of the power supply's output voltages, starting at 22.5 V and ending at 31.0 V in
500 mV steps. To obtain a specic voltage, a value of 0 - 1023 had to be written to







The power supply's output voltage was monitored with a bench-top multimeter,
showing a constant oset of 200 mV across the output's full range. For example,
when a voltage of 25.00 V was requested, the resultant output was 24.80 V. This
oset indicated a small error in the DAC value calculation and could easily be
corrected through calibration.
7.1.3 Breakout Boards
The breakout boards were received as bare PCBs and had to be assembled by hand.
The initial visual inspection of the circuit board showed no evidence of bulging,
cracking or other damage. The rst step in the assembly process was preparing
the SiPM for the reow oven, see Figure 7.3a. After reow, the board was visually
inspected again and the remaining components were soldered by hand.
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(a) (b)
Figure 7.3: Image of the SiPM breakout board after the reow process (a) and once ready for
testing (b)
To test for correct operation, the circuit board was placed in a 3D printed en-
closure, see Figure 7.3b. The SiPM was biased with -27.5 V and the fast and slow
outputs were monitored on an oscilloscope. Figure 7.4a shows the two signals on
the same time and amplitude scale for comparison purposes.
Figure 7.4b shows an individual fast-mode pulse that has a rise-time of approxi-
mately 2 ns and a total duration of 5 ns. Similarly, Figure 7.4c shows an individual
standard-mode pulse that has an equally fast rise time but a much longer decay
and an overall duration of hundreds of nanoseconds.
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Figure 7.4: SiPM output signals during testing
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7.1.4 PSD Comparison
During the initial design phase the optimal sampling rate of the SiPM's standard
output was unknown. In order to begin the detector design, the optimal sampling
rate was determined by comparing the gure of merits (FoM) at dierent rates.
These tests were performed by University of Cape Town's physics department using
an encapsulated EJ301 liquid scintillator optically coupled to an ETL 9214B series
photomultiplier negatively biased at 950 V. The photomultiplier's output (anode)
was connected to a 2-channel, 10-bit CAEN Vx1761 digitizer.
Figure 7.5 shows the counts versus the ratio of the long and short integrals output
by the photomultiplier for events within a specic energy range. This particular
test was concerned with neutrons (left) and gamma-rays (right). A higher FoM
corresponded to a better detector, as discussed in Chapter B. At 250 MSPS the
FoM was 1.73, at 500 MSPS 1.92, at 1 GSPS 2.25 and at 4 GSPS 2.80. In order
to maintain a FoM greater than 2, a minimum sampling frequency of 1 GSPS was
dened as a requirement.
7.2 SiPM Digitizer Testing
7.2.1 Visual Inspection
The SiPM Digitizer was received in a fully-assembled state with the exception of a
few basic components. The rst test process involved inspecting the circuit board
under a microscope for any evidence of bulging, cracking or other damage to the cir-
cuit board or components. Furthermore, the ICs were checked for correct alignment
and any solder bridges across adjacent pins.
Figure 7.6 shows a selection of images obtained from the microscope during
inspection. Figure (a) shows the DRS4 switched capacitor array, (b) a second-
stage xed-gain amplier, (c) a rst-stage programmable amplier, (d) a dual-
channel ADC, (e) the input protection diode and a load switch and (f) the fast-mode
wideband amplier. There was no sign of any potential issues.
7.2.2 Power Supplies
Each power supply contained a Do Not Place resistor in series with its output
which meant that the fully-assembled circuit board's power supplies were all dis-
connected from their respective loads. This allowed for each supply to be tested for
correct functionality before the subsequent, sensitive circuitry was powered.
7.2.2.1 1.8 V Supply
The 1.8 V supply was used to power the ADCs and could be controlled via the
FPGA. The rst step in testing the 1.8 V supply was ensuring that the +5 V supply
operated correctly (see later subsection). The next steps in the test procedure are
tabulated below:
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Figure 7.6: Images from microscope during visual inspection
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Table 7.3: Test procedure for 1.8 V power supply
# Procedure Result Expected Min Max
1 Manually connect +1.8V_EN net to +5 V -
2 Check status of +1.8 V LED O On
3 Replace LED See note below
4 Check status of +1.8 V LED On On
5 Check output voltage at DNP resistor 1.787 V 1.80 V 1.78 V 1.82 V
6 Place 0R resistor -
7 Check +1.8V output voltage 1.786 V 1.80 V 1.78 V 1.82 V
8 Disconnect +1.8V_EN net from +5 V -
9 Using SoC, issue 1.8V Enable command 1.786 V 1.80 V 1.78 V 1.82 V
10 Using SoC, issue 1.8V Mode 0 command 1.786 V 1.80 V 1.78 V 1.82 V
11 Using SoC, issue 1.8V Mode 1 command 1.786 V 1.80 V 1.78 V 1.82 V
12 Using SoC, issue 1.8V Disable command 0 V 0 V
Note During the 1.8 V supply testing, procedure item #2 failed because the LITE-
ON LED, used as an indicator, had a forward voltage greater than 1.8 V. To rectify
this issue, the LED was replaced with a dierent LED that oered a lower forward
voltage. Once replaced, the 1.8 V supply worked as expected and did not dissipate
a considerable amount of heat when enabled.
7.2.2.2 2.5 V Supply
The particle detector consisted of three 2.5 V supply rails, each with their own
purpose. The supplies were all tested independently.
General 2.5 V Supply: The rst of the 2.5 V supplies to be tested was the perma-
nently enabled, general 2.5 V supply that provided power to the FPGA's I/Os as
well as the digital 2.5 V line. The following test procedure was carried out:
Table 7.4: Test procedure for general 2.5 V power supply
# Procedure Result Expected Min Max
1 Complete +5 V Testing -
2 Check status of +2.5V LED On On
3 Check output voltage at DNP resistor 2.501 V 2.50 V 2.48 V 2.52 V
4 Place 0R resistor -
5 Check +2.5V output voltage 2.482 V 2.50 V 2.48 V 2.52 V
6 Check the four VCCIO_xx voltages 2.482 V 2.50 V 2.48 V 2.52 V
All the voltages were within the criteria set for the test parameters, however,
the nal 2.5 V output was very close to the minimum specication. Although
adequate, if this became a problem, the voltage could be increased by replacing the
voltage-setting resistor with a more appropriate value.
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Digital 2.5 V Supply: The next power supply tested was the digital source, which
could be controlled by the FPGA, and provided power to digital circuitry on the
particle detector. The test procedure followed is tabulated below:
Table 7.5: Test procedure for digital 2.5 V power supply
# Procedure Result Expected Min Max
1 Complete +5 V Testing -
2 Manually connect +2.5VD_EN net to +5 V -
3 Check +2.5VD output voltage 2.48 V 2.50 V 2.48 V 2.52 V
4 Disconnect +2.5VD_EN net from +5 V -
5 Using SoC, issue 2.5VD Enable command 2.48 V 2.50 V 2.48 V 2.52 V
6 Using SoC, issue 2.5VD Disable command 0 V 0 V
The output voltage only just met the minimum specication, mainly due to the
preceding general 2.5 V supply being too low. The digital 2.5 V supply consisted
only of a load switch, rather than a regulator. Therefore, to improve the output
voltage, the preceding regulator would have to be corrected.
When the digital 2.5 V supply was enabled, a large increase in current (0.36 A
to 1.5 A) was noticed on the external power supply caused by the DRS4 entering
an undesirable state at startup. This issue was attributed to VHDL code operating
incorrectly and, once xed, the current dropped down to approximately 0.4 A.
Analog 2.5 V Supply: The last of the 2.5 V supplies was the low-noise, analog
source. The analog supply required that the +5 V be operational before testing
could begin. The test procedure followed is tabulated below:
Table 7.6: Test procedure for analog 2.5 V power supply
# Procedure Result Expected Min Max
1 Manually connect +2.5VA_EN net to +5 V -
2 Check status of +2.5VA LED On On
3 Check output voltage at DNP resistor 2.495 V 2.50 V 2.48 V 2.52 V
4 Place 0R resistor -
5 Check +2.5VA output voltage 2.490 V 2.50 V 2.48 V 2.52 V
6 Disconnect +2.5VA_EN net from +5 V -
7 Using SoC, issue 2.5VA Enable command 2.490 V 2.50 V 2.48 V 2.52 V
8 Using SoC, issue 2.5VA Disable command 0 V 0 V - -
The analog power supply worked without any issues and all measurements were
nominal.
7.2.2.3 3.3 V Supply
The 3.3 V supply provided power only to the FPGA and had to be permanently
enabled. The regulator took the raw battery input voltage and generated a 3.3 V
power line capable of supplying up to 4 A. The test procedure followed is tabulated
below:
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Table 7.7: Test procedure for 3.3 V power supply
# Procedure Result Expected Min Max
1 Connect 8V to V_b+ input -
2 Check status of +3.3V LED On On
3 Check output voltage at DNP resistor 3.29 V 3.3 V 3.27 V 3.33 V
4 Place 0R resistor -
5 Check +3.3V output voltage 3.29 V 3.3 V 3.27 V 3.33 V
6 Sweep input voltage from 6.5 - 15 V -
7 Check +3.3V output voltage Short 3.3 V 3.27 V 3.33 V
The initial testing of the 3.3 V supply passed all the criteria with excellent results.
However, during procedure #7 the voltage regulator short circuited the output to
ground when the input voltage exceeded 10 V. The regulator was permanently
damaged during this event and the short across the output remained even when the
input voltage was reduced back down to 6.5 V.
The exact cause of this failure is unknown because the regulating IC was designed
to handle input voltages above 15 V. The most likely explanation is that a capacitor
with a lower voltage rating was placed at the input of the regulator. The PCB
utilized both 10 V and 25 V 10 µF capacitors and a mistake could have been made
during the assembly process. Replacing the BGA component was too risky due
to the sensitive components adjacent to the regulation circuitry and, therefore, an
external 3.3 V supply was used to power the rail directly instead.
7.2.2.4 5 V Supply
Main Regulator: The nal power supply to be tested was the 5 V supply and the
5 V load switch. The main switch-mode regulator was designed to source 12 A to
the FPGA and various other circuitry. The test procedure followed is shown below:
Table 7.8: Test procedure for 5 V power supply
# Procedure Result Expected Min Max
1 Connect 8V to V_b+ input -
2 Check status of +5V_lt LED On On
3 Check output voltage at DNP resistor 5.166 V 5 V 4.9 V 5.1 V
4 Place 0R resistor -
5 Check +5V_lt output voltage 5.146 V 5 V 4.9 V 5.1 V
6 Sweep input voltage from 6.5 - 15 V -
7 Check +5V_lt output voltage 5.146 V 5 V 4.9 V 5.1 V
The 5 V supply operated correctly but produced a voltage 66 mV greater than
the specied maximum, caused by a slightly sub-optimal standard resistor value
used for the voltage-setting divider. Although this problem could be easily xed,
the 5 V supply was left as is for further testing as all the relevant components were
tolerant above 5.5 V.
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Load Switch: The 5 V load switch, which selectively provided power to certain
components, followed a similar test procedure, shown below:
Table 7.9: Test procedure for 5 V load switch
# Procedure Result Expected Min Max
1 Complete +5V_lt Testing -
2 Manually connect +5V_EN net to +5 V -
3 Check +5V output voltage 5.135 V 5 V 4.9 V 5.1 V
4 Disconnect +5V_EN net from +5 V -
5 Using SoC, issue 5V Enable command 5.135 V 5 V 4.9 V 5.1 V
6 Using SoC, issue 5V Disable command 0 V 0 V - -
Once again, the output voltages exceeded the specied maximum for the same
reasons stated above.
Power Analysis: The +5 V load switch controlled power to the various components
used during data acquisition. Due to the very large overall power consumption, the
current requirements imposed by each set of components were plotted on a pie chart,
see Figure 7.7. It is clear from the chart that the rst-stage amplier (LMH6882),
the second-stage amplier (THS770006) and the wideband amplier (BGM1013)
account for the large majority of the total current with 40 %, 33 % and 23 %
respectively.
Figure 7.7: Pie chart showing the itemized +5 V current consumption
7.2.3 Fast-Mode Input
7.2.3.1 Wideband Amplier
The wideband amplier was a simple device to test as it contained only an input,
for the SiPM's fast output, and an output, for further triggering. The test began
by sending the 5 V Enable command from a computer to the SoC which enabled
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the +5 V supply. The amplier's supply voltage was measured and fell within the
acceptable range dened earlier. A sample pulse signal was fed into the amplier's
input, RFin, and the output, RFout, was monitored on an oscilloscope using a 50
Ω terminated, single-ended active probe.
Figure 7.8 shows a pulse generated by the silicon photomultiplier due to a cosmic
ray (muon) event1 and the amplier's resultant output. The overall gain from 20
mV to 950 mV is approximately 47.5 (33.5 dB) which is less than the anticipated
gain of 60 (35.5 dB) . This apparent loss was attributed to an impedance mismatch
caused by an additional 50 Ω load introduced by the probe because, theoretically,
two parallel 50 Ω loads will result in a load reection coecient of 0.3 and a return
loss of 9.54 dB. Additionally, the gain at frequencies under 100 MHz is not well
dened, as shown in the Chapter 4.2.2, and the signal generated by the cosmic
event has a pulse duration of 20 ns, almost 10 times slower than the trigger signal
expected from gamma or neutron particle event.
.
(a) (b)
Figure 7.8: Waveform of wideband amplier's input (a) and output (b)
7.2.3.2 Trigger Reference
During the initial testing of the trigger reference DAC, the results were variable and
inconsistent. This inconsistency was caused by the logic level mismatch between
the FPGA (2.5 V) and the DAC (5 V). This result was not unexpected and the
SPI voltage level translator (TXB0104), that was originally accommodated for, was
added to the circuit board via hand soldering.
Once the level translator had been installed, testing started by enabling the
+5 V and +2.5 VD lines via the SoC with the 5 V Enable and +2.5VD_EN
commands, respectively. The 16-bit trigger reference DAC was ready for testing
which followed the procedure tabulated below:
1About 10,000 muons reach every square meter of the earth's surface in a minute and have a unique pulse shape
signature
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Table 7.10: Test procedure for trigger reference DAC
# Procedure Result Expected Min Max
1 Using SoC, issue Level Shift Enable command -
2 Using SoC, issue Trigger Mode 0 command -
3 Measure DAC Vout 0.622 V 0.625V 0.620 V 0.630 V
4 Measure Trig_Ref output voltage 0.493 V 0.3125V 0.310 V 0.315 V
5 Using SoC, issue Trigger Mode 1 command -
6 Measure DAC Vout 1.247 V 1.250 V 1.245 V 1.255 V
7 Measure Trig_Ref output voltage 0.793 V 0.625V 0.620 V 0.630 V
8 Using SoC, issue Trigger Mode 2 command -
9 Measure DAC Vout 1.872 V 1.875 V 1.870 V 1.880 V
10 Measure Trig_Ref output voltage 1.098 V 0.9375V 0.935 V 0.940 V
11 Using SoC, issue Trigger Mode 3 command -
12 Measure DAC Vout 2.497 V 2.500 V 2.495 V 2.505 V
13 Measure Trig_Ref output voltage 1.404 V 1.250V 1.247 V 1.253 V
The Trig_Ref output was consistently higher than expected where it should have
been exactly half the Vout value due to the resistor divider network. It seemed as
though one, or multiple, of the trigger comparators was pulling the line up to the
5 V supply line through a resistor value of approximately 120 kΩ. By removing
the 0 Ω series resistors between the Trig_Ref output and the comparator's input,
the voltage after the resistor divider represented the correct/expected voltage. This
indicated that one, or more, of the comparators were damaged.
This damage could be explained by one of two possible events. The rst is that a
comparator may have been damaged through an electrostatic discharge (ESD). The
comparator's input had an ESD protection diode connected to the positive supply
rail. If the ESD limit was exceeded, this diode may have created a permanent
resistive path to the 5 V supply rail. The second possibility is that the inputs may
have been exposed to a slight negative transient during testing, causing one of the
input transistors to latch up. Due to the high-speed nature of the device, the input
transistors are very sensitive to small reverse voltages.
The faulty comparator was found through individual testing and replaced by
hand rework and soldering. To test the comparator, the DAC reference was set to
1.25 V and a 20 MHz square wave, with a peak-to-peak voltage of 2.5 V, was applied
to the non-inverting input. Figure 7.9 shows the resultant output at the positive
and negative dierential outputs. Note that the common-mode output voltage is
around 1200 mV, as expected.
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.
(a) (b)
Figure 7.9: Waveform of trigger comparator's positive (a) and negative (b) dierenital outputs
Figure 7.10a shows the SPI transaction between the FPGA and the trigger ref-
erence DAC during initialization. The 24-bit word enables the DAC and sets the
output to midway (Vout = 1.25 V). Figure 7.10b shows the SPI transaction when
the Trigger Mode 3 command is issued by the FPGA. The new 24-bit word leaves
the device enabled but sets the output voltage to the maximum value of 2.5 V.
(a) (b)
Figure 7.10: Waveforms of the trigger reference SPI transactions
7.2.4 Standard-Mode Input
The standard-mode signal chain consisted of two amplier stages, analog memory
and a digitizer. Each aspect of the signal chain is addressed individually after which
waveforms are presented in Section 7.2.4.3.
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7.2.4.1 First Stage Amplier
The rst stage amplier had a programmable gain of 6 to 26 dB in 0.25 dB steps,
adjustable via an SPI interface. In order to test the amplier, the 5V Enable and
2.5VA Enable commands were issued to enable the +5 V and analog 2.5 V supply
rails respectively. Once enabled, the voltage at the amplier's OCM pins were
measured to ensure that common-mode output voltage was set correctly. OCMA
measured 1.243 V and OCMB 1.244 V which was within 7 mV of the desired 1.25
V setpoint and was considered adequate.
The next step of the test was to ensure that the FPGA could adjust the ampli-
er's gain via the SPI interface. To do so, the Amp Mode x command was issued
via a computer to the SoC which, in turn, triggered the relevant SPI transactions.
Figure 7.11a shows the SPI waveform in response to the Amp Mode 0 command
which puts the amplier in standby mode and disables the outputs. Figure 7.11b
shows the SPI waveform in response to the Amp Mode 4 command which enables
the amplier and sets the gain to the maximum setting of 26 dB.
(a) (b)
Figure 7.11: Waveform of SPI commands controlling the rst-stage amplier
Finally, a 20 MHz sine wave, with an amplitude of 100 mV and positive oset of
50 mV, was fed into one of the standard input channels. The peak-to-peak resultant
output was monitored at the output of the amplier for 6 dB, 13 dB, 19 dB and 26
dB. Since only one of the dierential lines could be measured with a single-ended
probe, it did not make sense to compare the output to the input because (1) the
introduction of a 50 Ω load due to the probe would result in an impedance mismatch
and (2) the signal would represent half of the full dierential signal. Instead, the
output was compared to itself for dierent gain values:
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Table 7.11: Table of gain vs. peak-to-peak values
Gain Peak-to-Peak
6 dB 168 mV
13 dB 264 mV
19 dB 584 mV
26 dB 1150 mV
These results suggested that the amplier was working correctly as the peak-to-
peak voltage increased when the gain value increased. More specically, however,
as the gain increased by a factor of approximately 2 (6 dB) so did the peak-to-peak
output voltage. The resultant waveforms are presented in a later subsection.
7.2.4.2 Second Stage Amplier
The second stage amplier provided a xed 6 dB gain, when enabled via the FPGA.
The amplier's common-mode output voltage was determined by the voltage applied
to its OCM pin and measured 2.44 V which closely matched the desired 2.50 V
setpoint. The voltage on the OCM had to be maintained within the operating
range of 2.25 V to 2.75 V and the exact value was not critical because of the
subsequent lter and re-biasing network.
With the rst stage gain set to 6 dB, the same 20 MHz sine wave applied to
the standard-mode input. Once again, the values obtained at the outputs were not
compared to the input but rather to itself while varying the rst-stage gain. The
following table summarizes the peak-to-peak voltages measured at the output of
the rst stage amplier, the second stage amplier and the re-biasing network:
Table 7.12: Table of gain vs peak-to-peak values at dierent stages
Gain First Stage Second Stage Re-Biasing
6 dB 168 mV 280 mV 272 mV
13 dB 264 mV 488 mV 472 mV
19 dB 584 mV 1140 mV 1060 mV
26 dB 1150 mV 2245 mV 2230 mV
The gain between the rst stage and the second is approximately 6 dB for each
gain value tested. The slight loss of signal magnitude can be attributed to the
impedance mismatch caused by probe loading. There is very little loss between the
second stage amplier and the re-biasing and lter network which was expected as
a 20 MHz signal should be well within the network's passband.
7.2.4.3 Resultant Waveforms
Figure 7.12a shows the 100 mV, 20 MHz, standard-mode input signal used to test
the system. The rst-stage amplier was set to a gain of 19 dB (Amp Mode 2) and
the second stage was enabled to achieve its xed 6 dB gain. Figure 7.12 shows the
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resultant outputs of the rst-stage amplier (b), the second stage amplier (c) and
the re-biasing network (d). All the outputs were monitored with an AC-coupled
TPP1000 passive probe terminated into 1 MΩ.
7.2.4.4 Thermal Imaging
During testing the PCB ran very hot in certain areas which was cause for concern.
To quantify this heat and to determine if it was in fact problematic, thermal images
were taken of the circuit board in full-power mode using a Fluke Ti25 Thermal
Imager, see Figure 7.13. The maximum temperature recorded was around 75 ◦C
and this was localized around the rst-stage ampliers.
The datasheet specied a maximum junction temperature as 150 ◦C. With a
junction-to-case thermal resistance of 16.9 ◦C/W, operating at a maximum of 1 W,
the junction temperature should have been below 92 ◦C. This temperature was well
below the maximum limit and was therefore deemed acceptable.
(a) (b)
Figure 7.13: Thermal images of the PCB during full-power mode test
7.2.4.5 Analog Memory
The nine standard mode signal chains were sampled at giga-sample-per-second rates
by a single DRS4 SCA and then read out at 33 MSPS for further digitization. Before
the SCA could be tested, the preceding ampliers had to be powered and congured
and the digital and analog supplies had to be enabled, if not already, by issuing the
2.5VA Enable and 2.5VD Enable commands. The SPI transaction at startup
can be seen in Figure 7.14. Each one of the four transactions sends and loads a
value to the corresponding DAC output.
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Figure 7.14: Waveform of the SPI transaction during the DRS4 initialization
The four DAC output voltages were measured to ensure the various inputs were
biased correctly. Unfortunately, however, the measurements taken were spurious
and inconsistent, and required further investigation. It was found that the DAC's
lower-bound reference voltage pin was left oating rather than being grounded. To
x this problem, the DAC's Vref(L) pin was bridged with solder to the adjacent
ground pin. Once xed, the following measurements were taken:
Table 7.13: Test procedure for DRS4 DAC
Description Result Expected Min Max
DRS4_CM 0.998 V 1.00 V 0.995 V 1.005 V
BIAS 0.695 V 0.70 V 0.695 V 0.705 V
O_OFS 1.367 V 1.37 V 1.365 V 1.375 V
ROFS 1.046 V 1.05 V 1.045 V 1.055 V
This time all the results were nominal, with the largest error being only 0.72 %.
The nal test for the SCA was to check the output of the device. This was achieved
by bringing the active-low reset line HIGH and providing a reference clock from
the FPGA. In addition, the SCA was set to transparent mode and the DWRITE
and DENABLE lines were set HIGH. As a result, the PLLLCK pin went high
(monitored via the AXI GPIO sharing on the SoC) indicating that the internal
PLL was working correctly and had locked onto the desired frequency.
Figure 7.15 shows the DRS4 SCA's output with a 100 mV, 32 kHz test signal
applied to the standard-mode input. Furthermore, the rst-stage amplier was set
to mode 2 and the second-stage amplier was enabled. The output signal's peak-to-
peak voltage was around 500 mV, which would occupy 50 % of the ADC's full-scale
range, and showed no sign of distortion.
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Figure 7.15: Waveform of the DRS4 SCA's output
7.2.4.6 Digitization
The digitization stage took nine streams of data and converted the analog samples
to 14-bit digital words at a rate of 33 MSPS, using ve dual-channel ADCs. To
begin testing, the preceding circuitry had to be enabled and correctly congured
and the +1.8 V supply line had to be enabled with the 1.8V Enable command.
The ADC was initialized via the SPI interface with four serial transactions, see
Figure 7.16. During initialization, the ADC was congured to operate in 1-lane
mode with 14-bit serialization and the output test pattern was enabled.
Figure 7.16: Waveform of ADC's SPI initialization
To ensure the ADC was congured correctly, ve of the voltage levels at the IC
were measured, as tabulated below:
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Table 7.14: Test procedure for digitization voltage levels
# Measurement Result Expected Min Max
1 1.8 V supply 1.787 V 1.80 V 1.79 V 1.81 V
2 Vcm1 output 0.866 V 0.90 V 0.89 V 0.91 V
3 Vcm2 output 0.866 V 0.90 V 0.89 V 0.91 V
4 REFH output 1.125 V 1.120 V 1.115 V 1.125 V
5 REFL output 0.605 V 0.600 V 0.595 V 0.605 V
The 1.8 V supply and the two common-mode input voltages were below their
minimum specication. All three of these measurement failures were due to the 1.8
V regulator providing a slightly lower voltage than anticipated. To x this issue, the
supply voltage could have been corrected by replacing the voltage-setting resistor
for a more suitable value. However, because a slight decrease in supply voltage
would not signicantly aect the ADC's performance, the voltage was left as is.
In addition to the ve static voltages measured, the input encode clock and
output data and frame clock was monitored. Figure 7.17a shows the input signal
to the ADC, after the anti-aliasing lter and re-biasing network. The common-
mode input voltage was as expected and the peak-to-peak voltage was within the
ADC's measurement capabilities. Figure 7.17b shows the ADC's 33 MHz encode
clock input which controlled the sample rate of the ADC. Finally, Figure 7.17c and
7.17d shows the ADC's output data and frame clock respectively. The frame clock
matched the encode clock's frequency but was aligned with the output data and
the data clock was 7 times faster due to the 14-bit DDR digitization.
The nal step was to check the interface between the ADC and the FPGA.
With 14-bit serialization, at a rate of 33 MSPS and across 9 channels, the total
instantaneous data input rate was just over 4 Gb/s. To verify that the interface was,
in fact, operating as intended the AXI GPIO sharing was used to send commands
and receive status updates. At startup, the SoC passed both the UART and RAM
self-test after which the following commands were issued:
Table 7.15: Test procedure for ADC-FPGA interface
# Procedure Command Status Description
1 Issue Reset command 0x080 0x28 All power o, hold in reset.
2 Issue Power command 0x0DD 0x28 Enable all power rails.
3 Issue Unreset command 0x05D 0x2A Release from reset. PLL
locks successfully.
4 Issue Amp Enable command 0x07D 0x2E Enable second amp. Bitslip
locks successfully.
5 Issue FIFO Enable command 0x17D 0x2E Enables RAM storage
6 Issue FIFO Disable command 0x07D 0x2E Stops storage after lling
memory
7 Check status again - 0x2F FIFO indicates that it is full
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The rst three commands simply enabled the power supplies and initialized all
the components on the detector. The only useful status message received was that
the DRS4's PLL had locked onto the desired frequency and was ready for sampling.
The most signicant result was at #4 when the status message reported that the
bitslip lock was successful. As a reminder, this meant that the high-speed input
data pattern was recognized and aligned and the ADC was instructed to disable the
test pattern and transmit real data. This data was captured in RAM via a FIFO
controller and accessed via the processor, see Figure 7.18.
Figure 7.18: ADC input data stored in shared RAM
The gure shows the rst 416 of the 1024 data points collected. The data points
are constantly increasing and decreasing, tracking the input signal, and are pre-
sented in 2's compliment format. By re-enabling and disabling the FIFO, new data
could be collected and the memory cells would be automatically updated. The full
scale range of the ADC's inputs were tested manually by varying the input signal's
amplitude from 0 V peak-to-peak to the point where the digital output saturated.
7.2.5 System-on-Chip
The overall system was controlled primarily by the SoC, either by the FPGA or
processor. Figure 7.19 shows the complete SiPM detector, fully assembled and
integrated with the SoC daughter-board.
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(a) (b)
Figure 7.19: Image of the top (a) and bottom (b) of the nal SiPM particle detector
7.2.5.1 Power Consumption
The SoC daughter-board was powered primarily by a 3.3 V power supply and con-
sumed 70 - 100 mA of current during regular operation. This equates to a peak
power consumption of approximately 3.3 W shared between the FPGA, the on-
board processor and all the other components and peripherals on the daughter-
board (RAM, Ethernet controllers etc). Xilinx's Vivado tool estimated that ap-
proximately 1 W of this power was consumed by the SoC and this is itemized in
Figure 7.20.
Figure 7.20: Summary of the FPGA's power usage
From the gure it is clear that the majority of the power was consumed by the
onboard processor (PS7), accounting for 63 % of the power usage. The closest
contender is the FPGA and processor's I/Os that account for an additional 23 % of
the overall power. The remaining 14 % is distributed between clocks, internal logic,
internal memory etc. Assuming an ambient temperature of 25 ◦C and reasonable
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airow (no heatsink), the SoC was predicted to dissipate 1.122 W of heat with a
junction temperature of 38 ◦C.
The overall particle detector consumed between 0.3 and 2 A at an input voltage of
8 V. This equates to a total power consumption of 2.4 W during low-power mode and
16 W at maximum performance. Low-power mode would allow for basic o-line
processing of data, keeping regulators enabled and providing the quiescent current
for certain components. Maximum performance refers to when all ampliers and
supporting electronics are running at peak performance which would be required
during particle detection.
7.2.5.2 Resource Utilization
After the VHDL synthesis and optimization, the Vivado toolset was able to provide
a resource utilization summary for the FPGA, see Figure 7.21. The three primary
performance resources for the FPGA (LUTs, registers and memory) did not exceed
more than 4 % per category, suggesting that the FPGA's performance was heavily
underutilized. These three resources are referred to as performance parameters as
they are directly involved in the parallel processing of data.
Clock and I/O utilization were not of any concern for the design for the following
reasons. Firstly, once all the clocks had been generated for a particular design,
the device could be scaled up to support additional channels without the need for
generating additional clocks. Secondly, the number of I/Os can be increased by
simply choosing a physically larger FPGA, of which there were many to choose
from within the same family.
(a)
(b)
Figure 7.21: Summary of the FPGA's resource utilization
7.2.5.3 GPIO Expansion
The GPIO expansion header was initially intended for future developments and
project expansion. However, there were 7 nets routed to the SoC daughter-board
that turned out to be unsuitable for the intended purpose. Six of these were routed
to the pins that were reserved for use with the TE0720's onboard Ethernet controller
139
7.2. SIPM DIGITIZER TESTING CHAPTER 7. RESULTS
and could not be easily re-purposed, contrary to the documentation. The remaining
net, WB_SS, was routed to an output-only pin which could not be placed in a high-
impedance state.
Therefore, to retain the original functionality, these nets were rerouted to the
expansion header pins with thin jumper wire. The pinout for the expansion header
with the original name and new functionality is shown below:
Table 7.16: GPIO expansion header function list





5 Pin 5 +5V_Enable
6 Pin 6 Level Shift Enable
7 Pin 7 +2.5VA Enable
8 Pin 8 Amplier Enable
9 Pin 9 Trig_SCLK
10 MIO14_Rx MIO14_Rx
11 Pin 11 Trig_SDI




This study sought to determine the feasibility and suitability of a silicon photomultiplier-
based particle detector for use in a space environment, within our solar system and
beyond. More specically, the study was concerned with the development and
testing of three primary sub-systems, namely a SiPM breakout board, SiPM power
supply and the digitizing particle detector. All the sub-systems were developed suc-
cessfully and, when integrated, performed well together as a potential space-based
particle detector.
The SiPM power supplies worked as expected, providing a negative bias voltage
ranging from 22.5 V to 31 V. Using the current output DAC, the power supplies
were adjustable in sub-9 mV increments. During testing, the full output range was
successfully tested and the supply could be enabled and disabled at will.
The SiPM breakout board was hand-assembled to ensure that the fragile SiPM
detector was not damaged. The board was tested with a negative bias of 27.5 V with
a plastic scintillator and 3D printed enclosure. Both the fast and standard mode
outputs produced the expected high-speed signals with good signal integrity. This
setup allows for characterization of various plastic scintillators for dierent particle
events which is a key aspect in developing particle identication and discrimination
algorithms.
The main circuit board, whose primary function was high-speed digitization,
performed adequately as an overall platform to support particle detection. The
fast-mode signal chain worked well both in terms of amplication and triggering
as well as power consumption. The amplication stage provided sucient gain for
a trigger decision and did not require signicant electrical power. Despite one of
the comparators failing during testing, possibly to to ESD or unintentional nega-
tive biasing, the remaining comparator stages operated as expected with minimal
propagation delay and high switching speeds.
The standard-mode signal chain performed well in terms of signal amplication
and conditioning but the rst- and second-stage amplication stages dissipated a
considerable amount of heat. The passive thermal heatsinking techniques used on
the circuit board were insucient to eliminate thermal concerns. Despite these
concerns, however, the ampliers performed as expected across the full gain range
and could be enabled and disabled, at will, via the FPGA.
The DRS4 SCA is critical to the overall particle detector design and allows
an eective input data rate of 756 Gb/s (6 GSPS at 14 bits across 9 channels).
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The DRS4 SCA is also inherently radiation tolerant, making it an ideal candidate
for space applications. The high-speed ADC and its interface to the Zynq SoC
work very well, allowing the stored analog samples to be digitized at a maximum
rate of approximately 8 GSPS (65 MSPS at 14 bits across 9 channels). The nal
implementation tested operated at half this speed (33 MSPS) to ensure optimal
performance from the DRS4 SCA.
In addition to the components and peripherals mentioned, the JTAG program-
mer, power supplies, UART-to-USB converter, GPIO expansion headers and other
supporting electronics all worked well. As mention in Chapter 7.2, minor modi-
cations were made to correct for PCB routing errors, thereby still providing all
the features initially desired. The SD card and USB 2.0 interface were not tested
during the study as these features were added for future developments only and did
not impact the primary functionality of the SiPM particle detector.
In conclusion, the study successfully demonstrated a working platform that could
support particle detection, identication and discrimination. However, more work is
required to increase the technical readiness level (TRL) of the device, thereby ensur-
ing that the device is capable of space-ight. Furthermore, NASA Ames Research
Center has been very impressed by the prospect of a silicon photomultiplier-based
particle detector and the results of this study. Consequently, a collaboration with
the University of Cape Town is being pursued to continue with this project in the





Although the overall particle detector demonstrated its ability to perform particle
detection, identication and discrimination, the device can only be classied as
TRL 5 or 6. This means that the underlying technology has been developed and
demonstrated but still needs further development and must undergo environmental
testing before it can be integrated into a spacecraft.
The SiPM breakout board worked awlessly but was designed for testing and
evaluation purposes only. Therefore, it is recommended that a mission-specic
array of silicon photomultipliers be designed and tested. Furthermore, once placed
in an array, the silicon photomultipliers performance should be evaluated in terms
of cross-talk, bias mismatches and output summing. This research would be critical
for a nal implementation in a spacecraft.
The SiPM power supplies were also purposed for lab testing and therefore require
a simple redesign. It is recommended that the power supply is integrated into one of
the other circuit boards, either the SiPM array or digitizer, to reduce the detector's
overall footprint and unwanted noise coupling. Finally, the output voltage range
should be optimized for the SiPM array chosen as well as the particular application,
thereby allowing higher accuracy and incremental resolution.
Although the main particle detector circuit board provided the intended func-
tionality and desired signal integrity, a fundamental amplier-stage architectural
change is recommended. This could involve one of two options, or a combination
of the two:
1. Reduce the detector's channel count
2. Use an alternative amplier architecture
The total power consumption of the particle detector is directly proportional to the
detector's channel count. Therefore, by reducing the number of channels, the power
consumption, and thermal dissipation, would go down considerably. However, to
maintain the same functionality, a new method to non-ambiguously determining
which SiPM was responsible for a particle event would need to be developed. The
outputs of the dierent SiPMs would also need to be summed in some way.
Using an alternative amplier architecture could reduce the total power con-
sumption of the device considerably. The exibility oered by programmable gain
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ampliers is very convenient but unfortunately leads to a high-power system. There-
fore, it may be worth considering alternative architectures such as multistage am-
plication with switchable ampliers, specically optimized for a particular gain.
In addition to the architectural change, the physical location of the amplier
stages should change too. Due to the small, sensitive signals output by the SiPMs,
it is recommended that pre-ampliers are placed as close to the SiPMs as possible.
This location change will begin to alleviate the thermal issues generated by multiple
high-power devices placed within close proximity to one another.
Another recommended architectural change is moving away from the SoC ap-
proach which incorporates both an FPGA and processor to a design which utilizes
only an FPGA. This recommendation is driven by the large power requirement im-
posed by the processing system, as discovered in Chapter 7.2. Moreover, the FPGA
is more than capable of the supporting the particle identication and discrimina-
tion algorithms, making the processor redundant. Using a basic radiation-hardened
FPGA will also lead to a more robust, space-ready system.
During the course of the study, three other issues were encountered, listed below:
1. Failure of the 3.3 V regulator
2. Routing of nets to reserved pins
3. Ampliers that were automatically enabled at startup
Although failures and errors are not uncommon during a research project, all of
these issues could have been mitigated with the correct procedures in place. For
example, the failure of the 3.3 V regulator which was most likely due to an input
capacitor with an insucient voltage rating. This risk could have been mitigated
by not having capacitors of the same value with multiple voltage ratings. Although
this could increase the cost of the overall project, the additional cost is worthwhile if
it insures that the nal board operates correctly and without failure. Furthermore,
it is not recommended to use components with a BGA footprint in the prototyping
phase of a project due to the complexity in replacing the components on a fully-
assembled circuit board.
For a nal spacecraft implementation of the circuit board, the large, barrel-
type power connector should be removed and replaced with a more appropriate
connector that can provide connectivity to the relevant spacecraft bus, capable of
providing power and full-duplex communication. Similarly, the USB 2.0 interface,
the MicroSD card and the UART-to-USB interface would not be necessary in space
and could be removed completely.
A particularly important aspect that needs to be addressed in future develop-
ments is FPGA rmware development, especially if the processor aspect is removed
from the detector. Although rmware and software has been written to support the
hardware, the particle detection algorithms need to be converted from C, Python
or MATLAB code to VHDL. This includes, but is denitely not limited to, auto-
matic bias removal, short and long integration, dynamic trigger and amplier gain
adjustment, constant fraction discrimination and more.
Finally, environmental tests should be conducted on the nal particle detector to
ensure that the device can operate in the space environment. This should include
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The following sections supplement the relevant sections from the Literature Review.
A.1 Particles in Space
A.1.1 Gamma-Ray Astronomy
Gamma-ray bursts, although rst detected in 1967, are still under investigation
today. These ashes of photons, ranging from a few milliseconds to hundreds of
seconds in duration, are thought to originate from distant collapsing stars. The
Gamma-Ray burst Investigation via Polarimetry and Spectroscopy (GRIPS) mis-
sion is in progress at the Max Planck Institute and has a primary mission ob-
jective to investigate and understand the early Universe using gamma-ray bursts.
The project envisions a hybrid telescope capable of imaging gamma-rays from 200
keV to 50 MeV via Compton scattering and pair production at unprecedented
sensitivity[59].
A particular area of interest for the high-energy astronomy community is the
poorly explored hard X-ray and medium energy gamma-ray bands[60]. The main
scientic driver behind exploring these bands is to identify and generate a com-
plete census of accreting black holes in the Universe. Additionally, medium-energy
gamma-ray astronomy detectors can monitor extreme physical conditions in the
Universe and improve our understanding of nucleosynthesis and the origin of radi-
ation.
A previous NASA mission, the Compton Gamma-Ray Observatory (CGRO),
was launched in 1991 and provided answers to some of the galaxy's mysteries[61].
It was, however, limited by its insensitivity and coarse measurements (by today's
standards) which could be substantially improved upon with modern technologies.
Consequently, the Fast Compton Telescope (FACTEL) mission, lead by the Univer-
sity of New Hampshire, aims to further and improve on the research CGRO began
by replacing the detectors with fast scintillators. The upgrade will improve the
experiments' performance by orders of magnitude, thereby producing much sharper
images.
Silicon photomultipliers were used as a focal plane detector for the Imaging At-
mospheric Cherenkov Telescopes (IACTs), a terrestrially-based gamma-ray observatory[62].
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Figure A.1: A skymap obtained from MAGIC showing a gamma-ray emission[63]
The research group at the observatory successfully developed a 256-channel proto-
type camera consisting of a 4x4 array of 16-channel MPPC 1 modules. Similarly,
the Major Atmospheric Gamma Imaging Cherenkov (MAGIC) telescopes, located
on the Canary island of La Palma, are IACTs and succeeded in discovering VHE
gamma-rays emitted by the 3C58 pulsar wind nebula, see Figure A.1.
A.1.2 Space Weather and Radiation
A constellation of satellites that could monitor the dynamic interactions between
the solar wind plasma and the Earth and Sun's magnetic elds could provide early
warnings to both terrestrial stations and space-borne craft to prevent potential
radiation damage. This particular application of particle detection could be of
interest to the South African National Space Agency (SANSA) given their expertise
in the eld[64].
Physical Sciences Inc., in cooperation with the Boston University Center for
Space Physics, developed and tested a lightweight scintillator-based sensor, called
LEPIS, for satellites that is able to monitor the space weather environment[65].
Although LEPIS only made it to a breadboard model, it demonstrated a novel
imaging spectrometer for space.
A recent NASA Tech Briefs article discusses a neutron spectrometer for inner
radiation belt studies aimed at nanosatellites. The spectrometer's primary mission
is to detect the main source of high-energy proton albedo neutron decay. With this
information, the potential radiation hazards to spacecraft can be better assessed
and the local space weather better understood[66].
Similarly, ALTCRISS2 is a physics experiment, located onboard the International
Space Station (ISS), whose mission is to monitor cosmic rays and the radiation
environment in low earth orbit. Various eects on the particle ux will be monitored
such as coronal mass ejections, orbital dependence, solar modulation etc. and the
data collected will be compared to similar experiments already onboard the ISS[67].
Figure A.2 shows the ALTCRISS experiment installed on the ISS.
1Multi-Pixel Photon Counter (MPPC) is Hamamatsu's name for their range of silicon photomultipliers
2ALTCRISS - Alteino Long Term Cosmic Ray Measurements on board the International Space Station
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Figure A.2: Image of the ALTCRISS experiment in the service module of the ISS[68]
A.1.3 Cosmic Ray Astrophysics
The study of cosmic ray astrophysics led to the discovery of new fundamental par-
ticles (muons, positrons etc.) and broadened our understanding of matter. Con-
tinuing the study of cosmic radiation could assist in solving the current mysteries
surrounding supernova remnants, black holes and the nature of dark matter[69].
The HIRES (High Resolutions Echelle Spectrometer) is an example of a terrestrial
high energy cosmic-ray detector that makes use of large area photodetectors and
high-frequency, high-speed digital signal processors (DSPs) for processing[70].
Similarly, a research group from Ewha Womans University's Department of
Physics conducted a study which discusses the design and simulation of silicon
photomultiplier arrays for space experiments[71]. One of the space experiments
mentioned was a space telescope that is being developed to measure weak uores-
cence signals generated from high-energy cosmic rays and silicon photomultipliers
were determined to be highly suitable for this application.
A nanosatellite called Cosmic X-ray Background Nanosatellite (CXBN) was
launched on September 13, 2012 with the aim to increase the precision of measure-
ments of the cosmic X-ray background in the 30-50 keV range and produce data that
may shed light on the underlying physics of the diuse X-ray background[72]. The
project team tracked the satellite until January 2013 and collected some telemetry
data but due to an anomalous low power mode, could not collect sucient data to
complete the mission.
A less formal, but highly interesting, project emerged from a Hackathon held
at CERN in 2014 called Cosmic Pi. The Cosmic Pi is a small, low-cost cosmic
ray (muon) detector and the project's goal was to collect, store, share and analyze
cosmic data. The project is not likely to produce novel scientic discoveries but the
educational value of having a small, low-cost particle detector for experimenting at
home or in a classroom is signicant.
A.1.4 Neutrinos
Neutrinos are particularly important elementary particles due to their tiny mass
and their ability to travel through the interstellar medium almost completely un-
hindered. These properties suggest that a high-energy neutrino detector would
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Figure A.3: Image of the CXBN spacecraft launched from Vandenberg Air Force Base[72]
allow much deeper exploration of our Universe, more so than any other detector
has previously allowed, and this could lead to new discoveries.
A silicon photomultiplier-based detector for ultra high energy neutrinos was de-
signed and tested at Sphinx Observatory Center in Switzerland. The aim of the
experiment was to measure particle showers produced by high energy neutrino inter-
actions in the Earth's crust. The detector performed well, despite the harsh environ-
mental conditions, and was able to discriminate between both up- and down-going
particles[73].
The ANTARES3 experiment is a similar neutrino detector located 2.5 km un-
der the Mediterranean Sea. It consists of 12 vertical strings of detectors spaced
60-70 m apart and covers a surface area of 0.03 km2. Each string contains 75
vacuum photomultiplier tubes that are able to detect Cherenkov light caused by
a high-energy neutrino undergoing a charged current interaction. A method for
determining whether or not the neutrino was produced by a gamma-ray burst is
described in [74] and relies on the ANTARES detector as well as real-time data
sharing from gamma-ray burst detecting satellites.
A.1.5 Dark Matter
The CALorimetric Electron Telescope (CALET) is a Japanese led, international,
high-energy particle physics mission that will be installed on the International Space
Station. One of CALET's main objectives is to search for signatures of dark matter
by surveying the sky for electrons and gamma-rays in energy ranges up to 10 TeV.
The primary charge measuring device on CALET consists of scintillator strips and
photomultiplier tubes[75].
A smaller mission called Antiproton Flux in Space (AFIS) plans on measuring
the ux of antiprotons trapped in the Earth's magnetic eld, particularly in the
South Atlantic Anomaly, at very low frequencies. The detector makes use of scin-
tillating plastic bers and is able to measure particle energies in the range of 25-100
MeV per nucleon, a previously poorly explored energy range. The rst test of the
3ANTARES - Astronomy with a Neutrino Telescope and Abyss environmental RESearch project
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Figure A.4: Exploded view of the AFIS detector in the nanosatellite[76]
device is planned onboard a BEXUS 18 stratospheric research balloon after which
it will be inserted into LEO.
A.1.6 Matter Composition
All matter is composed of protons, neutrons and electrons. The number of protons
within an atom's nucleus denes the atomic number (Z) which also designates a
specic elemental identity (Z=1=Hydrogen, Z=2=Helium etc.). A nucleus with
a specic atomic and mass number is called a nuclide and is represented by its
chemical symbol and mass number as follows: 3H or H-3. An isotope of an element
is a nuclide that has the same number of protons (Z) but a dierent number of
neutrons (A), see Figure A.5.
Figure A.5: Three naturally occurring isotopes of hydrogen[77]
If an isotope of a particular element is unstable (dependent on the ratio of
neutrons to protons) the nuclei will disintegrate, also know as radioactive decay.
During this process of decay, an atom can emit ionizing radiation that can be har-
nessed for testing purposes. Nuclides which undergo radioactive decay are called
radionuclides[77].
A.2 SiPM Biasing Alternatives
Figure A.6 shows four alternative biasing methods for silicon photomultipliers.
These methods do not all provide optimal performance and are shown for compar-
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ative purposes only. The gures show the biasing topology as well as the resultant
signal polarity for the fast and standard mode outputs.
(a) (b)
(c) (d)
Figure A.6: Four biasing alternatives for SiPMs[52]
Figure A.6a shows the recommended biasing scheme, particularly if the fast-
mode is of interest. The resultant fast mode output swings positive with respect to
ground but the standard mode output swings positive with respect to -Vbias.
Figure A.6b shows an example of a positive biasing scheme, where the cathode
is connected to +Vbias. If the bias voltage is suciently decoupled, there should
be very little, if any, degradation in performance. Both the standard and fast mode
output signals swings positive with respect to ground, making interface electronics
relatively simple.
Figure A.6c and A.6d are not recommended for use with applications requir-
ing precise timing or the fast-output. However, the relative output swing of the
standard- mode output may be of interest for applications where pulse timing is





The raw data collected from a silicon photomultiplier has to be processed, analyzed
and presented as information to an end user. In order to generate this information,
the particle interactions with the scintillator and the resultant silicon photomul-
tiplier output has to be suciently understood. This chapter explores the silicon
photomultiplier as a detector in more detail, as well as the underlying particle de-
tection theory.
Note that the particle detection theory is based primarily on the work and publi-
cations from UCT's physics department[78, 79, 80, 81].
B.1 SiPM Output
Sensl's 60035 B-Series SiPMs are unique in that they have a high Photon Detection
Eciency (PDE), sensitivity up into the UV portion of the spectrum and two
outputs; a standard and fast output. Figure B.1 shows the symbol used to depict a
SiPM, the recommended biasing topology and the SiPM's outputs. Each of these
SiPMs contain 18,980 microcells that cover a 6 x 6 mm2 area with a 64 % ll
factor. To create a larger area detector these SiPMs can be tiled together to form
an array.
B.1.1 Biasing
In general, the exact bias voltage required for SiPMs is highly dependent on the
photomultiplier itself and can range from 20 - 100 V. Although these voltages may
Figure B.1: SiPM model and recommended biasing[21]
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seem high, they are actually very low in comparison to any other photodetector
with an equivalent gain.
The recommended bias conguration for the Sensl SiPM is grounding the cathode
and applying a negative voltage, with respect to ground, to the anode. This is a
typical reverse-bias conguration, as shown in Figure B.1. There are, however, other
biasing topologies available if negative voltages are unattainable but these have the
potential to adversely aect the SiPM's performance. For more information, please
refer to Appendix A.2.
The Sensl 60035 has a breakdown voltage of 24.5 V and an over-voltage rating
of 1 - 5 V. This means that in regular operation the SiPM should be biased with
a voltage in the range of -25.5 V to -29.5 V. Fortunately, the current requirements
for these photomultipliers are very low with a maximum current of 20 mA when
using the SMT package. Similar SiPMs from Sensl, with a smaller active area,
will consume a maximum of 1.5 mA.
B.1.2 Fast Output
The fast output of Sensl's B-series has very fast rise and fall times (100-600 ps) and
very short pulse widths (1-2 ns). The signal itself is AC-coupled and represents the
derivative of the slow output. When correctly biased the signal rises positive with
respect to ground. An example of a fast-mode signal can be seen in Figure B.2.
It is imperative that the fast-mode signals are correctly routed to readout or trig-
ger electronics due to their high bandwidth. Sensl recommends applying common
microwave/RF design rules and the use of RF transformers for better impedance
matching. Amplication of these high bandwidth signals can be achieved using 50
Ω low-noise RF ampliers.
Figure B.2: Sensl SiPM example output signals[21]
B.1.3 Slow Output
The slow (or standard) output has a rise time of 1-10 ns and a decay time in the
hundreds of nanoseconds. This output can be used where the application involves
slow-varying, continuous light levels or applications where pulse shape is critical.
An example of the standard output can be seen in Figure B.2.
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The standard output can be used in AC- or DC-coupled congurations. In DC-
coupled congurations the output is a small current that can be amplied through
the use of a transimpedance amplier (TIA). In this conguration the SiPM can
detect steady unchanging signals as well as the higher-speed signals.
When using AC-coupling the DC bias is removed but the pulse shape and am-
plitude is retained. This is particularly useful if the application only requires the
detection of changes or high-speed signals. With the AC-coupled conguration the
readout electronics are also less likely to saturate when compared to their DC-
coupled alternatives as the signal of interest is not added to the DC bias.
B.2 Particle Energy
When a particle strikes a scintillator it deposits a portion of its energy into the mate-
rial through elastic and/or inelastic scattering, thereby transferring energy to other
charged particles, such as protons or electrons. The amount of energy transferred is
dependent on the angle of scattering of the charged particles. The scattered charged
particle then leads to scintillation (emission of light), whose intensity is related to
the initial deposited energy.
An incident particle's energy can therefore not be measured directly, but the






where V is the pulse generated. t0 is the start of the pulse and tL is the end of
the pulse.
The integral of the light produced, E, must then be scaled to a light output
parameter, L, using a known gamma source. Using the Compton equation, and the
measurement of the Compton edge, the energy deposited can be calculated. As the
absolute scaling is unknown, the units of L are electron equivalence, MeVee.
It has been found that the light output for electron scattering is, for practical
purposes, linear across the energy range of interest. This is not true for protons,
however, whose light output is quadratic as a function of energy and becomes linear
at higher energies.
B.3 Particle Discrimination
It is seldom that only one type of particle is to be detected in the absence of any
other particles, resulting in the need for particle discrimination. As an example,
it is rare to nd neutrons without the presence of gamma-rays. There are many
ways to identify and to discriminate between particle types but this study will focus
on pulse shape discrimination (PSD). Established in the 1950s, PSD is concerned
with identifying particles based on the shape of the pulse they generate in a light
detector, due to scintillation.
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More specically, the charge comparison method of PSD employs the dierence
between two integrals of the pulse to discriminate between particle types. The pulse
generated by light striking a silicon photomultiplier can be described as having a
fast and slow component. The fast component is dened from time t0 to ts and the
slow component from time t0 to tL, see Figure B.3.
(a) (b)
Figure B.3: A pulse (a) and pulse integral (b) of a typical neutron and gamma event chosen to
have the same total integral[78]
Before a pulse is analyzed, the baseline is removed to avoid the adverse eects
of voltage drift. This is usually achieved by monitoring the DC component of the
signal before the pulse is detected and subtracting this component value from each
discrete point making up the digitized signal, resulting in a signal starting and
ending around 0 V. When using an AC-coupled system, baseline removal is often
unnecessary.
B.3.1 Start Time
The start time of the pulse, t0, is non-trivial to dene due to the variations caused
by noise, amplitude and pulse shape. To minimize the eect of these unknowns, a
digital constant fraction discriminator (dCFD) is applied to each signal to determine
an optimal start time. A dCFD is simply the dierence of two moving average (low-





where V is the unltered signal, N is the lter length, D is the lter oset and
f is the lter fraction. The resultant, ltered signal, is a bipolar pulse, see Figure
B.4.
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Figure B.4: An example of a typical pulse after application of a dCFD lter[78]
The start time, t0, is dened as the time at which the bipolar signal crosses
zero, minus a xed oset. The oset must be included to avoid omitting the very
start of the signal. The lter constants N , D and f are determined empirically
by monitoring multiple particle events with two digitizers and comparing the full
width at half maximum (FWHM) of the distribution of the dierence in signal start
times. When suciently optimized, a time resolution substantially faster than the
sampling interval is achievable.
B.3.2 Short Integral
The short integral represents the signal's fast component and is dened as the





where V is the original pulse, t0 is the start time and tS is the short time interval.
As an example, for a neutron/gamma-ray discriminator the optimal denition
for tS is the time at which a gamma and neutron signal of the same total integral
intersect. Referring to Figure B.3a, this occurs when the signal with the smaller
peak becomes the signal with the larger magnitude.
B.3.3 Long Integral
The long integral represents the slow component and is dened as the integral of





where V is the original pulse, t0 is the start time and tL is the long time interval.
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The value of tL is chosen to be long enough to ensure that the entire signicant
decaying tail of the signal is captured while short enough to ensure that subsequent
particle events are not recorded. Additionally, the maximum value of tL may be
limited by the digitizer used.
B.3.4 Pulse Shape
The basis of the charge comparison method is the ratio of the fast component to




Dierent particles have dierent rates of decay, leading to uniquely dierent
values for QR. Figure B.5 shows the dierent decay rates for alpha particles, fast
neutrons and gamma-rays. This example illustrates that gamma-rays exhibit a
faster rate of decay than neutrons and alpha particles. In other words, a large
portion of the light emitted from a gamma-ray event occurs in a shorter time interval
when compared to other particles, thereby leading to a higher value of QR.
Figure B.5: Comparison of decay rates for three dierent particle types[82]
When comparing the quality of the PSD for dierent detectors, the pulse shape





where k and C are constants chosen such that the loci to be compared are
adequately aligned. Figure B.6 shows an example of two distributions that have
been scaled and shifted for direct comparison.
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Figure B.6: Graph of counts versus adjusted pulse shape parameter for two plastic scintillators[81]
B.3.5 Distribution of Events
At relatively low energies, incident neutrons result only in recoiled protons due to
elastic scattering o hydrogen and carbon nuclei. Similarly, gamma-rays result in
recoiling electrons from Compton scattering. These simple interactions lead to two
distinct loci forming when plotting the counts of the pulse shape parameter versus
the corresponding light output, see Figure B.7a.
However, above a certain threshold, neutrons have sucient energy to cause in-
elastic reactions and, as the energy increases, so does the dominance of this reaction
type. A proton beam, capable of producing very high energy neutrons, results in a
very dierent set of loci, see Figure B.7b. At these higher energies (∼40 MeV) the
combination of elastic and inelastic scattering results in a host of dierent decay
products. In this particular example, the resultant particles released by the two
reactions are electrons (e), escaped protons (ep), protons (p), deuterons (d), tritons
(t) and alpha particles (). Due to the particles' strong dependence of pulse shape
on energy loss the dierent loci are still discernible.
B.3.6 Figure of Merit
In order to quantitatively measure the separation between distributions of S, such




As an example, consider Figure B.8 which shows counts versus the pulse shape
parameter for particles detected from a D-T generator. Parameters µe and µp
refer to the pulse shape value at each of the respective peaks. The full width
at half maximum parameters, FWHMe and FWHMp, refer to the full width of
each respective pulse at half of its maximum count. A larger FoM indicates a better
discriminator. It is common to adjust the short integral time period, tS, to optimize
(maximize) the FoM.
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(a) (b)
Figure B.7: Graph of pulse shape parameter versus light output when exposed to neutrons and
gamma-rays (a) and when exposed to a proton beam (b)[81, 79]
B.4 Reow Process
The Sensl MicroFB 60035 silicon photomultiplier has an SMT package option, com-
patible with standard reow processes (J-STD-20). Once the SiPMs are removed
from their moisture barrier bags, they have to undergo reow within 72 hours.
The oven available in UCT's Electrical Engineering department was a converted
toaster oven. Therefore, to avoid damaging the delicate SiPM detectors, the oven
was tested. To support this test, a hole was drilled in a spare SiPM breakout board,
into which a thermocouple could be placed. The circuit board and thermocouple
were then placed inside the oven, see Figure B.9.
Three tests were run with the same reow prole to determine the maximum
temperatures attained, as well as the maximum rate of change of temperature. The
maximum temperature recorded was approximately 232 ◦C, well below the peak
package body temperature of 260 ◦C. Due to the large thermal inertia of the oven,
assisted by the additional insulation added, the temperature rates of change were
very low and there was therefore no risk of excessive thermal shock. Additional
reow footprints and information regarding reow with SiPM arrays can be found
in [50].
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Figure B.8: Graph of counts versus pulse shape parameter for particles generated by a D-T
generator[78]




The following sections supplement the relevant chapters of this dissertation.
C.1 Microstrip Equations
A regular surface microstrip line consists of a at conductor separated, by a layer
of dielectric, from a ground plane, see Figure C.1a. Dierential microstrip is similar
to surface microstrip but consists of two conductors placed parallel to one another,
spaced a specic distance apart, see Figure C.1b.
(a) (b)
Figure C.1: Microstrip line types for high-speed signaling[83]




























where η0 is the wave impedance of free space and:

























































The equation for dierential microstrip is slightly more complex. The odd mode
impedance refers to dierential microstrip driven with opposite (dierential) signals,
opposed to even mode which is driven with a common signal. This study was
concerned with dierentially-driven signals only and the odd mode impedance was












εeff,odd(0) = [0.5 (εr + 1) + a0(u, εr)− εeff (0)] e−c0g
d0 + εeff (0) (C.8)
Only the primary formulae have been presented and the remaining variables can
be found in [83]. Furthermore, there are additional equations necessary to correct
for frequency-dependent dispersion which can be found in [48].
C.2 SiPM Power Supply
The SiPM power supply consists of three stages and required a number of calcula-
tions to achieve the desired adjustable output voltage. These stages and calculations
are discussed below.
C.2.1 Switch-Mode Converter
The switch-mode converter is required to generate a large negative voltage, with
respect to ground, for further linear regulation. The driving constraints for the
step-up switch-mode converter (LT3579) are as follows:
 minimum input voltage of 2.5 V
 minimum O-Time of 34 ns
 minimum On-Time of 55 ns
 maximum combined switch current of 7.5 A
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 max frequency of 2.8 MHz
A set of design formulae were available in the device's datasheet. With the input
voltage, Vin, set to 5 V and the output voltage, Vout, set to 33 V, a Scilab script,
called SMPS_Calc.sce, was developed to assist in the parameter calculations. The
script's results are shown in Figure C.2.
Figure C.2: SMPS caluclation results from SciLab
The rst calculation determined the resultant duty cycle based on the input and
output voltages. From the aforementioned timing constraints, the resultant duty
cycle had to lie within the range of 7 to 95 % for the conversion from input voltage
to output voltage to be possible.
DC =
|Vout|+ 0.5
Vin + |Vout|+ 0.23
= 88%
The second step was to determine the value of the switching inductor. From
the formula below it was clear that the inductance value was inversely proportional
to the operating frequency. To keep the overall design as compact as possible,
a higher frequency was preferable as the physical size of an inductor is usually
inversely proportional to its value. After an iterative simulation process in Scilab,













The value calculated for the typical inductance was not within the minimum
and maximum bounds and could therefore not be used. Instead, a readily available
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value of 6.8 µH was chosen for use as the coupled inductor as it fell within the
upper and lower bounds. The lower bound describes the smallest inductor required
to achieve the output voltage at a particular frequency. The upper bound ensures
that the inductor does not reduce the ripple current beyond the discrimination
ability of the converter, leading to poor regulation. This particular topology, with
an inductor in series with the output, results in an inherently low-ripple output,
ideal for the application.
The inductor ripple current refers to the amount by which the current in the
inductor changes during a switching cycle and is dierent to output voltage ripple.






This value is well within the switch's combined current rating of 7.5 A. Using







This output current was signicantly higher than necessary which makes fu-
ture developments simpler, particularly if one switch-mode converter is to supply
multiple linear regulators. At this particular voltage and current output, the rec-
ommended Schottky diode had to conform to the following minimum specications:
VR > Vin + |Vout| = 38V
Iavg > Iout = 707mA
In addition to these minimum ratings, the diode had to have a low parasitic
capacitance to reduce reverse current spikes through the power switch. The series
capacitor, C1, took the recommended value of 4.7 µF and conformed to the following
voltage rating:
Vrating > Vin + |Vout| = 38V
C1 also provides a useful feature in that it disconnects the output voltage from
the input voltage when the internal switch is open, thereby blocking any residual
voltage from damaging components at the input when the device is switched o.
The minimum output capacitance is calculated as follows and required a mini-
mum voltage rating of 33 V:
Cout =
Iripple
0.04 · fosc |Vout|
= 0.364µF
This value was much lower than the recommended value of 22 - 47 µF and was
therefore ignored. A total output capacitance of 47 µF was used instead. The
capacitors were chosen to have a low ESR to reduce the output ripple voltage and
to supply reactive power for the application's small burst current requirements.
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The input capacitor only required a voltage rating of 6 V and the minimum








This value, again, seemed low considering the large current requirement so a
larger value of 22 uF was used instead. A low ESR ceramic capacitor was chosen
to ensure the inductor ripple current could be adequately supplied.
The feedback resistor was responsible for setting the output voltage to the desired





Finally, the timing resistor was responsible for setting the operating frequency




− 1 = 72kΩ
C.2.2 Linear Regulator
The subsequent linear regulator acts both as a post-SMPS lter and as the ad-
justable regulation stage. The linear regulator's output voltage is set with a simple







where Vref = -1.175 V.
For a stable output voltage, sucient current has to ow through the divider
and satisfy the following inequality:
∣∣Vref(max)∣∣
R2
> 5µA. The output voltage was set
to -22.325 V with a 180 kΩ and 10 kΩ resistors for R1 and R2 respectively. The
reason for this particular voltage, as well as the external DAC signal connected
to R9, will become evident in the next subsection.
C.2.3 Current-Mode DAC
The current-mode DAC controlled the output voltage by converting a value received
from a digital controller to an output current. To understand how current injection
was able to change the output voltage, consider Figure C.3. When the DAC was
set to output 0 µA it had no eect on the resistor divider and therefore set the
output as expected. The current through the divider was set by the 10 kΩ resistor









The output voltage, Vout, was therefore:
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Vout = IR = −117.5µ× (180k + 10k) = −22.325V
Therefore, during regular operation without any current injection, the output
voltage is -22.325 V.
Figure C.3: Basic voltage-divider circuit
When the DAC was set to output the maximum current of 50 µA at the point
labeled Vref, the injected current owed through the 180 kΩ resistor to the smallest
potential (Vout) adding to the current already set by the 10 kΩ resistor. The new
output voltage was therefore calculated as:
Vout = IR2R2 + IR1R1 = (−117.5µ× 10k) + [(−117.5µ− 50µ)× 180k] = −31.325V
This resulted in a 9 V swing across the full range of the DAC, covering the
required 24 - 30 V adjustable output with a few volts to spare at each end. With a




C.3 High Voltage Controller
The high-voltage controller was able to digitally adjust the output of an ORTEC
556 High Voltage Power Supply. The controller consisted of three main stages,
discussed below, excluding the microcontroller and USB interface.
C.3.1 Digital-to-Analog Converter
The high-voltage controller's DAC is controlled via SPI and the output voltage is
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where Vref was 2.5 V when the internal reference was enabled (disabled by de-
fault), Gain was automatically set to a value of 2 and Din is the 16-bit value written
to the DAC from a digital controller.
C.3.2 Unipolar-to-Bipolar Converter
The DAC's output is a unipolar voltage ranging from 0 to 2.5 V. The unipolar-to-
bipolar circuit, presented in Chapter 3.4, converts this output into a bipolar voltage
ranging from -6.9 to +6.9 V. The basic transfer function relating the input, VoutA,













Based on this formula, the values for the dierent components were determined
such that the full scale range of the DAC resulted in an output voltage range of
-6.9 to +6.9 V. Capacitor C11 and resistor R14 were added for stability reasons and
their values were determined through simulations, see File Unipolar_Bipolar.tsc.
The opamp also acted as a buer to drive the power supply's relatively low input
impedance of 45 kΩ.
The resolution of the system, translating to the incremental voltage by which
the bias voltage can be adjusted, was calculated as follows:




The high voltage controller requires voltage rails of ±10 V to support the bipolar
output control voltage. These rails are generated with Linear Technology's LT3471
dual switching regulator. The device's datasheet contains an application circuit
that converts a 3.3 V input to a bipolar ±7 V power supply. This particular circuit
was modied slightly to support the conversion of a 5 V input to a ±10 V power
supply. The converter's duty cycle was calculated as follows:
DC =
|Vout|+ |VD| − |Vin|
|Vout|+ |VD| − |VCESAT |
where VD is the diode's forward voltage drop and VCESAT is 330 mV in the worst
case.
The resultant duty cycle, assuming the above-mentioned input and outputs, was
around 50 %, falling well within the duty cycle limits of 15 - 94 %. The resistor
values required to set the non-inverting voltage output (+10 V), were determined







Similarly, for the inverting voltage output (-10 V), the resistor values were gov-
erned by:
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C.4 5 V Supply
The SiPM digitizer requires a 5 V voltage rail capable of supplying around 12
A of current. To achieve this large output current, TI's TPS53353 synchronous
buck converter was used as it incorporates the necessary switching MOSFETs. The
supply's design is discussed briey in Chapter 4.1.5, and the value calculations and
motivations are addressed below. Only the primary formulae and variables are
presented in the section and further details can be found in the device's datasheet.
The converter's switching frequency is set by connecting a particular value of
resistor from its RF pin down to ground. A switching frequency of 500 kHz was
chosen, based on a trade-o between eciency and inductor size, which required
that the RF pin be left open. However, to support any changes in the future, a
DNP resistor was placed from the RF pin down to ground.
The converter has a power-good output that, when HIGH, indicates the switcher
output is within its target output voltage range. The indicator pin is an open-drain
output and therefore requires a pull-up resistor. Consequently, a 100 kΩ was placed
from the pin up to Vreg. This output is not monitored by the SoC, as the 5 V supply
powers the SoC, but it provides additional debugging capability for the testing phase
of the study.
Incorporated into the buck converter is cycle-by-cycle over-current limiting, con-
trolled by the resistor, Rtrip, connected from the TRIP pin to ground. A set current,
Itrip, of 10 µA ows through the trip resistor and generates a trip voltage, Vtrip. The
voltage generated across the internal MOSFET is compared to the trip voltage.
During an over-current, or short-circuit, condition the trip voltage will be exceeded
and the regulator will be turned o. As described, the relationship between the trip
voltage, current and resistance is:
Vtrip = Rtrip × Itrip
The trip resistance can be calculated based on the MOSFET's thermally com-













Please see the device's datasheet for an explanation of the additional variables.
A 200 kΩ resistor was placed from the MODE pin to ground. This set a soft-start
time of 2.8 ms and enabled auto-skip mode. Auto-skip mode is a feature oered
by the TPS53353 converter that automatically reduces the switching frequency at
light loads to maximize eciency.
The inductor, L1P, was chosen to have a suciently high value to ensure a
good signal-to-noise ratio while still being small enough to reduce core losses. This
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value was identied by using the following formula with a ripple current setting of









Finally, the output voltage is set by two resistors, R4P and R5P. The calculation









The sampling frequency of the SCA can be adjusted between 700 MSPS and 6.2





where fref is the reference clock fed to the DRS4 from the FPGA (REFCLKx)
and fsampling is the desired sampling frequency. For example, if a sampling fre-
quency of 2.048 GHz is required, a reference clock of 1 MHz must be applied to the
dierential REFCLKx inputs.
The reference clock was generated by the FPGA and transmitted to the DRS4
using the LVDS_25 standard. A 100 Ω termination resistor, R4D, was placed at
the clock input pins of the DRS4 to ensure optimal signal integrity. Furthermore, a
50 % duty cycle was used for the reference clock to ensure correct operation of the
PLLLCK status output, even though not necessary for the overall DRS4 operation.
Finally, an external compensation lter was added (C18D, C19D and R3D) for the
internal PLL which is dependent on the sampling frequency. The sampling process
is discussed in more detail in Chapter 6.
The bias voltage for the internal buers, relevant to the next two subsections, are
nominally set to 0.7 V by default. To provide exibility, one of the DAC channels
was routed to control the DRS4's BIAS pin. For regular operation, a digital value
of 18350 is transmitted to the DAC channel to apply the default 0.7 V setting.
C.5.2 Input Stage
The DRS4 had a set of nine dierential inputs with a 3 dB bandwidth of 950
MHz. A low-pass lter and re-biasing network was added between the second stage
amplier and the DRS4's inputs to avoid aliasing, see Figure C.4.
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Figure C.4: Schematic of the rebiasing network for the DRS4 input stage
Each sampling cell consists of a capacitor (Cs = 150fF ), four NMOS transistors
and a buer, see Figure C.5. When the WRITE signal is HIGH the NMOS tran-
sistors allows for the capacitor to be charged to the dierential voltage supplied by
IN+ and IN-. The voltage across the capacitor after a write cycle would therefore
be:
VC = VIN+ − VIN−
The NMOS transistors have good linearity characteristics for input signals be-
tween 0.1 and 1.5 V. Furthermore, then readout buer has good linearity charac-
teristics for an input between 1.05 V and 2.05 V. In order to maintain operating
voltages in this range the ROFS rail can be used to oset the voltage. The voltage
then becomes:
V ′C = VIN+ − VIN− + VROFS
Therefore, to support a dierential input voltage of 0 - 1 V, VROFS would be set
to 1.05 V. Similarly, to support a dierential input voltage of -0.5 to 0.5 V, VROFS
would be set to 1.05 V. Given that the preceding ampliers and re-biasing network
provides a dierential input voltage of 0 - 1 V, VROFS is set to 1.05 V at startup by
transmitting a digital value of 27525 to the relevant DAC channel. The default
value of 1 V was used for the common-mode input voltage for the DRS4. This was
achieved by transmitting a digital value of 26214 to the relevant DAC register.
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Figure C.5: Diagram of the DRS4's input stage[56]
C.5.3 Output Stage
The DRS4's analog output can be sampled at rates ranging from 5 - 65 MSPS.
Similar to the input stage, the output stage also contains a buer which shifts the
output range to 0.8 to 1.8 V. The overall gain from input to output is 0.985. To
avoid signal degradation due to capacitor leakage, the outputs should be sampled
within 1 ms of writing.
The output voltage can also be shifted by applying a voltage to the O-OFS pin,




To obtain a dierential output range of ±0.5 V the default value of 1.37 V was
applied to the O-OFS pin. This was achieved by transmitting a digital value of
35913 to the relevant DAC channel.
C.6 ADC Stage
C.6.1 Input Signal
An anti-aliasing lter and re-biasing network was placed between the DRS4's out-
puts and the ADC's inputs, see Figure C.6. The Vcmx outputs of the ADC were
used to appropriately re-bias the input signal around half the 1.8 V supply voltage.
Therefore, provided that the input signals remained within the power rail limits,
and did not exceed 1 Vpp, the DRS4's common-mode output voltage was irrelevant.
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Figure C.6: Schematic of the re-biasing network for the ADC input stage
C.6.2 Input Range
The ADC has a SENSE input that allows the input range of the ADC to be altered.
By connecting the SENSE pin to the 1.8 V supply voltage, an internal reference is
selected that supports a ±1 V input range. When grounded, however, a dierent
internal reference is used resulting in a ±0.5 V input range. Although a ±0.5 V
input range was required, the option for both input ranges was reserved by placing





A brief overview of the Trenz TE0720 module and accompanying Xilinx Zynq SoC
is provided in this Appendix.
D.1 Trenz TE0720 Module
The TE0720 module is an industrial grade module that incorporates Xilinx's Zynq
Z020 SoC. In addition to the SoC, the TE020 module also contains the following:
 10/100/1000 tri-speed Gigabit Ethernet transceiver
 USB 2.0 high speed ULPI transceiver
 32-bit-wide 1 Gbyte DDR3 SDRAM
 32 Mbyte SPI Flash memory
 4 Gbyte e-NAND
 temperature compensated RTC
 MEMS sensor (3D accelerometer and magnetometer)
 high-eciency DC-DC power converters
Furthermore, the module provides access to 152 FPGA I/Os and 14 MIOs via three
high-speed hermaphroditic connectors. Trenz had siz dierent TE0720 modules
available, ranging in the size of the DDR RAM and operating temperature range.
Mass is always an important consideration for spacecraft and the TE0720's low
mass made it an ideal candidate for spaceight. Once the board was received, new
mass measurements were taken to get a true value. Figure D.1 shows two images
of the module being weighed. The left image shows a mass of 14 grams for the
bare SoC module. However, the right image shows a mass of 24 grams once the
metal fasteners are added. This is a signicant increase in mass for basic mechanical
support.
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(a) (b)
Figure D.1: Mass measurements of the SoC
D.2 Xilinx Zynq SoC
As mentioned, the TE0720 module incorporates a Zynq SoC. The Zynq-7000 family
has a range of dierent device options but all include the following base features[84]:
 Dual ARM® Cortex-A9 MPCore with CoreSight
 NEON & Single / Double Precision Floating Point for each processor
 L1 Cache: 32 KB Instruction, 32 KB Data per processor
 L2 Cache: 512 KB
 On-Chip Memory: 256 KB
 External Memory Support: DDR3, DDR3L, DDR2, LPDDR2
 External Static Memory Support: 2x Quad-SPI, NAND, NOR
 DMA channels: 8 (4 dedicated to Programmable Logic)
 Peripherals: 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO
 Peripherals w/ built-in DMA: 2x USB 2.0 (OTG), 2x Tri-mode Gigabit Eth-
ernet, 2x SD/SDIO
179
D.2. XILINX ZYNQ SOC APPENDIX D. SOC OVERVIEW
 Security: RSA Authentication of First Stage Boot Loader, AES and SHA 256b
Decryption and Authentication for Secure Boot
 Processing System to Programmable Logic Interface Ports: 2x AXI 32b Master,
2x AXI 32b Slave, 4x AXI 64b/32b Memory AXI 64b ACP 16 Interrupts
 Analog Mixed Signal (AMS) / XADC(2) 2x 12 bit, MSPS ADCs with up to
17 Dierential Inputs
 Temperature Options: Commercial (0-85), Extended (0-100) and Industrial
(-40 to 100C)
There are, however, signicant dierences between the various models, some of
which are highlighted in the following table:
Table D.1: Zynq-7000 device comparison[84]
Z-7015 Z-7020 Z-7045 Z-7100
Maximum Frequency 866 MHz 866 MHz 1 GHz 1 GHz
7-Series Equivalent Artix-7 Artix-7 Kintex-7 Kintex-7
Logic Cells 74 K 85 K 350 K 444 K
Look-Up Tables 46,200 53,200 218,600 277,400
Flip-Flops 92,400 106,400 437,200 554,800
Block RAM 380 KB 560 KB 2,180 KB 3,020 KB
DSP Slices 160 220 900 2,020
DSP Performance 200 GMACs 276 GMACs 1,334 GMACs 2,622 GMACs
PCI Express Gen2 x4 - Gen2 x8 Gen2 x8
Serial Transceivers 4 0 8 16
Max Serial Speed 6.25 Gb/s N/A 12.5 Gb/s 10.3125 Gb/s
Cost $160 $115 $1850 $4500
The Zynq-7000 series consists of two main components, the processing system
(PS) and the programmable logic (PL), see Figure D.2. The particle detector uti-
lizes both the PS and PL and Chapter 6 describes the implementation of, and
communication between, the two technologies.
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The following Appendix describes the various layout techniques used during the
circuit board design process.
E.1 Component Sizes
Small surface mount components (0402) were used for the large majority of the
passive components due their their low parasitic capacitance and low inductance.
These small components, as mentioned before, were also more suitable than their
leaded counterparts due to their size relative to the wavelength of the signal prop-
agating through the component.
E.2 Plane Conguration
Ground layers were placed at layers 2 and 5, thereby allowing for high-frequency
microstrip traces on the outer-most layers (1 and 6), see Figure 5.1. The alternative
embedded stripline approach would have required a large number of vias from the
components to the inner layers, leading to signicant signal degradation.
Layers 2 and 5 were dedicated ground planes and were therefore unbroken through-
out and provided increased EMI immunity. Analog and digital grounds were kept
apart where necessary and joined in localized star congurations.
A power plane was located at layer 3, beneath the rst ground plane. This
layer provides a low-impedance power path from the voltage sources to the various
components and also acted as an EMI shield. Furthermore, because of its placement
adjacent to the ground plane, it acted as a capacitor (two adjacent conductors
separated by an insulator) thereby providing inherent AC bypassing.
E.3 Buried and Blind Vias
Buried and blind vias provide exible routing ability in multi-layer stackups but
unfortunately come at a cost. After a discussion with TraX, the most cost eective
solution was blind vias only, limited to connecting layers 1 to 2 and layers 5 to
6. This allowed for easy and eective grounding where through-hole vias were
prohibited by components and traces on the opposite side of the circuit board.
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E.4 Controlled Impedance Routing
Microstrip on the outer layers were used to distribute high-speed signals across the
circuit board. Microstrip is a well understood technique that uses trace geometry
and dielectric thickness to control the impedance of transmission lines. Although
microstrip requires an innite ground plane below the trace, a sucient approxi-
mation is ground plane directly beneath the microstrip trace with a width ve times
that of the signal trace width.
There are many calculators for microstrip traces available but none of them
provided agreeing results due to the dierent assumptions used to simplify the
calculation. Therefore, a small SciLab script, Impedance_Calc.sce, was written
which implemented the original formula, dened in Appendix C.1, and did not make
any assumptions. Figure E.1 shows an example of an impedance controlled area.
The traces on the right are a set of dierential, impedance controlled lines.
A spacing of three trace widths was used between all impedance controlled lines
and the adjacent ground pour on the signal layers. TraX could only guarantee ±
10 % accuracy on the controlled impedance lines and the minimum trace and gap
widths are both 0.125 mm (4 mil).
Figure E.1: Example of an impedance controlled area
E.5 Connector Strengthening
Small RF connectors are notorious for breaking o their circuit boards. This issue is
usually related to the bonding strength of the PCB copper to the substrate, rather
than the solder connection of the connector to the copper. Therefore, to strengthen
the pads, and create a more reliable RF connection, four vias were placed on each
of the four MCX solder pads that extended all the way through the PCB to the
opposite MCX connector pads, see Figure E.2.
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Figure E.2: MCX connector strengthening technique
E.6 Ground Stitching
The design makes use of two dedicated ground planes and large ground pours on the
signal layers to create a low impedance path to ground for the various components
to minimize noise and crosstalk and to dissipate heat away from sensitive circuitry.
Although the ground layers are very useful, they had to be carefully managed at
high-frequencies to avoid the copper acting as stubs or transmission lines.
Consequently, ground stitching (vias connecting the dierent ground segments
together) was used along the high-frequency signal paths, see Figure E.3. A general
rule of thumb to ensure all ground segments act as a ground net is to place these
vias an 1/8 of a wavelength (or less) apart. As an example, at 1 GHz, and 1/8th of a
wavelength in the Mercurywave substrate equates to 20 mm. At higher frequencies,
such as 5 GHz, the stitching must be as close as 4 mm apart.
Figure E.3: PCB stitching along RF path
E.7 Exposed Pads
All the components' exposed/thermal pads were connected to the signal layer ground
pour, as well as the nearest ground plane. A large number of vias were used to con-
nect the pad to the ground plane to minimize the total parasitic inductance of the
connection and to provide even and eective thermal distribution, see Figure E.4.
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Figure E.4: Exposed pad connection to nearest ground plane
E.8 Soldermask Pullback
Many of the supporting connectors and switches had guide pins that had to be
accommodated on the circuit board, see the two large circles in Figure E.5 as an
example. These guide pins did not connect to any net and acted only as mechanical
support. To prevent the soldermask from inadvertently lling these holes, thereby
reducing the radius and eectively blocking the hole, the mask was pulled back a
1/4 of a diameter of the hole size.
Figure E.5: Soldermask pullback to accommodate guide pins
E.9 Ground Pour Cutout
Noise from the high-frequency amplier ICs' outputs and surrounding circuitry
can be coupled into its sensitive inputs if optimal layout techniques are not utilized.
Furthermore, appreciable voltage gradients can cause board leakage currents leading
to signal degradation. To mitigate these potential issues, the ground pour on the
signal layer was cutout around the sensitive ICs. Although not necessary, guard
rings could have been placed to further reduce these leakage currents. Figure E.6
shows two of the wideband ampliers and the cutouts in the surrounding copper.
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Figure E.6: Ground pour cutout around ICs
E.10 Ground Pour Isolation
Switch-mode regulators generally generate more noise than their linear-mode coun-
terparts. To reduce the amount of noise coupled into the rest of the circuitry,
the surrounding ground pour was isolated on the signal side and only connected
through a localized star grounding scheme near the regulator IC. Figure E.7 shows
an example of ground isolation for the high-current output, 3.3 V regulator.
Figure E.7: Ground pour isolation around switching regulator
E.11 Supply Decoupling
Power supply decoupling capacitors were placed as close to the various ICs on the
circuit board as possible to minimize current loops. This was especially important
near the high-speed digital circuitry which inherently generated more noise. Where
possible, each decoupling capacitor used its own via down to the two primary ground
planes to mitigate the eects of capacitive coupling.
E.11.1 Design for Manufacture
In addition to following TraX's PCB manufacturing rules, the PCB layout and
assembly was designed to conform to IPC's Class 3 standards. This included PCB
footprints, soldering criteria, assembly etc.
To assist in the soldering and assembly process, all component footprints were
designed individually. All solder pads had rounded edges to create a more natural
solder joint with an adequate llet at both the front and aft of the leads. These
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joints also provide balanced surface tension, reducing the probability of passive
components tombstoning1.
The assembly house, Barracuda, required that the circuit board edges were free
of components for their tools to grip the board but because of the board's high
density, there were no exposed edges. Therefore, a 10 mm edge was added to each
side of the circuit board making up the assembly panel. For easy removal of the
additional edging, four V-score lines were placed along the limits of the PCB.
Barracuda also required that the PCB incorporated ducials with a 1.5 - 2 mm
diameter and a surrounding copper clearance of one radius on both sides of the
circuit board. Two global ducials were placed at the extremities of the assembly
panel, providing the best accuracy. However, once the edges were snapped o
these ducials were no longer available. Therefore, to allow for later rework, two
additional local ducials were placed on the PCB itself.
Finally, Barracuda was tasked with laser cutting a stencil for the application of
solder paste.




This nal appendix chapter contains all additional document relevant to the study.
The documents appended, in order of appearance, are as follows:
1. Final circuit board stackup document provided by TraX
2. Final quotation from TraX for the fabrication of two SiPM digitizer circuit
boards
3. Final quotation from Barracuda for the manufacture of a laser cut stencil and
assembly of one SiPM digitizer circuit board
4. Circuit diagram of the Sensl MicroFB-60035 breakout board
5. Circuit diagram of the digitally adjustable SiPM power supply (basic version)
6. Circuit diagram of the digitally adjustable SiPM power supply (fully-integrated
version)
7. Circuit diagram of the high-voltage power supply controller
8. Circuit diagrams of the SiPM digitizer circuit board
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Special - All materials are MW9350
SPEC. Finished = 1.29 mm
a. Innerlayers = 0.10 mm Core
0.04 = 35 μm Copper
Note: 0.51mm core used (with
b. Innerlayers = 0.51 mm Core copper removed for building 
0.00 = 00 μm Copper up to required dielectric thickness
Prepreg = 1080 x 2
Prepreg = 7628 x 0
Prepreg = 2116 x 2
Foils = 17 μm
Pressed = 1.19 mm
Item Material Type Thickness Dielectrics   [Er=3.5]
(effective)
1 Copper foil 17 micron 0.015 Plated to 35uM
2 Pre-preg 2116 0.104 0.104 mm
4 a Innerlayer 2+3 0.10 mm 35 μm 0.140 0.100 mm
5 Pre-preg 1080 0.083
7 a Core layer 0.51 mm 0.510 0.676 mm
9 Pre-preg 1080 0.083
10 a Innerlayer 6+7 0.10 mm 35 μm 0.140 0.100 mm
11 Pre-preg 2116 0.104 0.104 mm
13 Copper foil 17 micron 0.015 Plated to 35uM
Pressed thickness 1.194
Plating + mask 100 micron 0.100
etc.
TOTAL mm. 1.294
Note 1: This stackup is shown using MW9350 materials that TraX presently have
in stock. 
The 0.1mm inner layer is shown with 35 micron coppe because this is
all we have in 0.1mm.
Note 2: If a similar stackup is needed in RO4350B / RO4450B (bond ply), then
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Ph : 021650 4534/3336
Fax : 021 650 3663
Deliver to : 13 February 2015
Your Ref :
Attention : DAYNE KEMP
QUOTATION FOR PRINTED CIRCUIT BOARDS (Quote #1039767)
Part Number: SIPM_DIGITIZER BOARD COSTS
Issue/Revision: 1.1      2 Board/s @ R 1578.15 / board
Board Quantity: 2      2 Panel/s @ R 1578.15 / panel
Panel Quantity: 2      Total Board Price: R 3156.30
Boards per Panel: 1
ONCE OFF SETUP
Board Length x Width (mm): 102.0  x  71.1      Origination: R 1730.00
Panel Length x Width (mm): 120.0  x  89.0      Bare Board Test Jig: R 0.00
Panel Area (cm²): 106.8      Flying Probe: R 220.00
V-Score: Yes      Paste Plot CS: R 0.00
Rout: Yes      Paste Plot SS: R 0.00
Bare Board Test: Flying Probe      Paste Stencil CS: R 0.00
     Paste Stencil SS: R 0.00
Number of Layers: 6-Layer
Material Type: Mercurywave TESTING & SUNDRIES
Board Thickness (mm): 1.3      Flying Probe @ R 157.82 / board
Final Cu Thickness(µm): 35      Flying Probe Total: R 315.64
Final Finish: ENIG      Sundries: R 0.00
No. of Gold Tabs: 0
No. of Holes/Board: 1345
TOTALS
Component Side Legend: White      Subtotal: R 5421.94
Solder Side Legend: White      VAT: R 759.07
Component Side Mask: Green Matt      Invoice Total: R 6181.01
Solder Side Mask: Green Matt
Peelable Ink/Conductive Ink: No/No Factory Completion Time: 12 working days
Conformance Certificate: No Terms of Payment: 30 days
Batch Coding: No 30 days net
Please Note:
* This quotation is valid for 4 Weeks.
* The price is subject to review should production data vary from information supplied for this quotation.
* Origination is a once off cost but becomes applicable for changes in production data.
* All sales are subject to our standard terms and conditions of sale.
* The Factory Completion Time is calculated from the date of order, provided finalised production files are received no later than
12h00 on that day.
* Please allow up to 2 days for delivery, unless arrangements have been made for collection.
Kind Regards
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EBE Faculty: Assessment of Ethics in Research Projects 
 
Any person planning to undertake research in the Faculty of Engineering and the Built Environment at the University of 
Cape Town is required to complete this form before collecting or analysing data.  When completed it should be submitted 
to the supervisor (where applicable) and from there to the Head of Department.  If any of the questions below have been 
answered YES, and the applicant is NOT a fourth year student, the Head should forward this form for approval by the 
Faculty EIR committee: submit to Ms Zakiya Chikte (Zakiya.chikte@uct.ac.za); New EBE Building, Ph 021 650 5739). 
Students must include a copy of the completed form with the dissertation/thesis when it is submitted for examination.   
 
 
Name of Principal Researcher/Student: Dayne Kemp Department: Electrical Engineering 
 
 
If a Student: Yes Degree: MSc.Eng Electrical Supervisor: Samuel Ginsberg 
 
 
If a Research Contract indicate source of funding/sponsorship:  
 
 
Research Project Title: 
A Compact High-Energy Particle Detector for Low-Cost Deep Space Missions 
 
Overview of ethics issues in your research project: 
 
Question 1: Is there a possibility that your research could cause harm to a third party (i.e. 
a person not involved in your project)? 
 NO 
Question 2: Is your research making use of human subjects as sources of data? 
If your answer is YES, please complete Addendum 2. 
 NO 
Question 3: Does your research involve the participation of or provision of services to 
communities?   
If your answer is YES, please complete Addendum 3. 
 NO 
Question 4: If your research is sponsored, is there any potential for conflicts of interest?   
If your answer is YES, please complete Addendum 4. 
 NO 
If you have answered YES to any of the above questions, please append a copy of your research proposal, as well 
as any interview schedules or questionnaires (Addendum 1) and please complete further addenda as appropriate. 
 
I hereby undertake to carry out my research in such a way that 
 there is no apparent legal objection to the nature or the method of research; and 
 the research will not compromise staff or students or the other responsibilities of the University; 
 the stated objective will be achieved, and the findings will have a high degree of validity; 
 limitations and alternative interpretations will be considered; 
 the findings could be subject to peer review and publicly available; and 
 I will comply with the conventions of copyright and avoid any practice that would constitute plagiarism. 
 
Signed by: 








This application is approved by: 




HOD (or delegated nominee): 
Final authority for all assessments with NO to 
all questions and for all undergraduate 
research. 
 31/08/2015 
Chair : Faculty EIR Committee 
For applicants other than undergraduate 
students who have answered YES to any of the 
above questions. 
  
